Skip to content
Home
About us
Members
Prof. Alex Fish
Prof. Adam Teman
Prof. Osnat Keren
Prof. Joseph Shor
Prof. Itamar Levi
Research and Activities
SoC Lab
Our Laboratories
Fields of Research
Projects
Photos
Events
Conferences
Education
Academic Courses
Introduction to Digital Electronic Circuits
Digital Integrated Circuits – English
Digital Integrated Circuits – Hebrew
Digital VLSI Design – English
RTL2GDS Demo
Digital VLSI Design – Hebrew
SoC 101
Hardware for Deep Learning
Short Courses
Advanced Process Nodes
Digital-on-top Physical Verification
Behind the Scenes of the SPICE Circuit Simulator
Tcl: The Tool Command Language
Power Intent and Low Power Methodology
Design For Test
RISC-V for Embedded Systems
Lectures
Tutorials
IC-Academy
Chips Gallery
Contact us
Home
About us
Members
Prof. Alex Fish
Prof. Adam Teman
Prof. Osnat Keren
Prof. Joseph Shor
Prof. Itamar Levi
Research and Activities
SoC Lab
Our Laboratories
Fields of Research
Projects
Photos
Events
Conferences
Education
Academic Courses
Introduction to Digital Electronic Circuits
Digital Integrated Circuits – English
Digital Integrated Circuits – Hebrew
Digital VLSI Design – English
RTL2GDS Demo
Digital VLSI Design – Hebrew
SoC 101
Hardware for Deep Learning
Short Courses
Advanced Process Nodes
Digital-on-top Physical Verification
Behind the Scenes of the SPICE Circuit Simulator
Tcl: The Tool Command Language
Power Intent and Low Power Methodology
Design For Test
RISC-V for Embedded Systems
Lectures
Tutorials
IC-Academy
Chips Gallery
Contact us
go back
Personal Website
Prof.
Itamar Levi
Email:
[email protected]
Research Interests:
Hardware (device, technology and logic) countermeasures against physical and side channel attacks
Hardware security analysis and methodologies
Cryptographic hardware and embedded systems
Efficient cross platform implementation (uCs, FPGAs and ASICs)
Physical security - design against HW defaults and false physical assumptions
Physical security - interactions between HW/SW, algorithms and architectures for secured devices
Design of efficient physical entropy sources
Security as a whole on the architectural level – Tempering, Faults, SCAs.
Power reduction methodologies for implementing high speed and robust digital and mixed signal VLSI chips
53
publications
7
patents