

Lecture Series on Hardware for Deep Learning

Part 3: Computing Convolutions

Dr. Adam Teman
EnICS Labs, Bar-Ilan University

1 April 2020

Outline



Mapping Matrix Multiplication

nICS
Emerging Nanoscaled
Integrated Circuits and Systems Labs

 Bar-Ilan University
אוניברסיטת בר-אילן



Computational Transforms

nICS
Emerging Nanoscaled
Integrated Circuits and Systems Labs

 Bar-Ilan University
אוניברסיטת בר-אילן



Accelerator Architectures

nICS
Emerging Nanoscaled
Integrated Circuits and Systems Labs

 Bar-Ilan University
אוניברסיטת בר-אילן



Dataflow Taxonomy

nICS
Emerging Nanoscaled
Integrated Circuits and Systems Labs

 Bar-Ilan University
אוניברסיטת בר-אילן

Mapping Matrix
Multiplication

Computational
Transforms

Accelerator
Architectures

Dataflow
Taxonomy

Mapping Matrix Multiplication


Deep Convolutional Neural Networks

- Convolutions account for **more than 90% of overall computation**, dominating runtime and energy consumption

Output fmaps (O) Input fmaps (I) Biases (B) Filter weights (W)

$$O[n][m][x][y] = \text{Activation}\left(\underline{B[m]} + \sum_{i=0}^{R-1} \sum_{j=0}^{S-1} \sum_{k=0}^{C-1} \underline{I[n][k][Ux+i][Uy+j]} \times \underline{W[m][k][i][j]}\right),$$

Source: Sze, MIT



Source: Hailong Li, et al. 2019

© Adam Teman, 2020

Convolutions are Dot-Products

- Flatten window of interest into 1-D dot product

A	B	C	D	E
F	G	H	I	J
K	L	M	N	O
P	Q	R	S	T
U	V	W	X	Y

Input Feature Map

a	b
c	d

Filter

A	B	F	G
---	---	---	---

a
b
c
d

$$O_{11} = A \cdot a + B \cdot b + F \cdot c + G \cdot d$$


Multiply

Accumulate


**4 MAC
Operations**

Toeplitz Matrix

- Convert the input matrix to a Toeplitz Matrix to enable a matrix multiplication for the entire convolutional layer



4x4 ifmap
(instead of 3x3)



Toeplitz Matrix – Multiple Input Channels

A	B	C
D	E	F
G	H	I

Input channel 1

A	B	C
D	E	F
G	H	I

Input channel 2

*

a
b
c
d
a
b
c
d

channel 1

channel 2

a	b
c	d

a	b
c	d

=

11	12
21	22

Output fmap

X

=

11	12	21	22
----	----	----	----

A	B	D	E	A	B	D	E
B	C	E	F	B	C	E	F
D	E	G	H	D	E	G	H
E	F	H	I	E	F	H	I

Toeplitz Matrix – Multiple Input and Output Channels

A	B	D	E	A	B	D	E
B	C	E	F	B	C	E	F
D	E	G	H	D	E	G	H
E	F	H	I	E	F	H	I

Input channel 1

Input channel 2

X

Filter 1 Filter 2

a	a
b	b
c	c
d	d
a	a
b	b
c	c
d	d

Note that several software packages can map these conversions, e.g. OpenBLAS, Intel MKL for CPU and cuBLAS, cuDNN for GPU

=

Output channel 1

11	12	21	22
----	----	----	----

Output channel 2

11	12	21	22
----	----	----	----



Computational Transforms

Computational Transforms

- **Multiplications are an expensive operation**
 - Much more expensive than addition
- **Several computational transforms are commonly applied to reduce the number of multiplications:**
 - Fast Fourier Transform
 - Winograd's Algorithm
 - Strassen's Algorithm


Fast Fourier Transform (FFT)

- Convolution can be computed using FFT [Mathieu et al., 2014]:

$$y(s,j) = \sum_{i \in f} x(s,i) \star w(j,i) = \sum_{i \in f} \mathcal{F}^{-1} (\mathcal{F}(x(s,i)) \circ \mathcal{F}(w(j,i))^*)$$

- Convert filter and input to frequency domain to make convolution a simple multiply then convert back to space domain.

- Reduces multiplication complexity
 - $O(N_o^2 N_f^2)$ to $O(N_o^2 \log_2 N_f)$



Source: Sze, MIT

© Adam Teman, 2020


Fast Fourier Transform (FFT)

- **Benefits**

- Reduced complexity.
- The larger the convolution kernel, the better the performance

- **However**

- Filter sizes are often small...
- Coefficients in the frequency domain are complex
- Difficult to exploit sparsity
- **FFT often reduces computation, but requires much more memory space and bandwidth.**



FFT Optimization opportunities

- FFT of real matrix is symmetric
 - save $\frac{1}{2}$ the computes
- Filters can be pre-computed and stored
 - But filter in frequency domain is large
- Reuse FFT of input fmaps for creating different output channels
- Accumulate across channels before IFFT

Algorithmic Optimizations

- **Winograd's** and **Strassen's** Algorithms are algorithmic optimizations.
- As a simple example, take Gauss's Multiplication Algorithm

$$(a + bi)(c + di) = (ac + bd) + (bc + ad)i$$

4 Multiplications
3 additions

$$\begin{aligned}k_1 &= c(a + b) \\k_2 &= a(d - c) \\k_3 &= b(c + d)\end{aligned}$$


3 Multiplications
3 additions

$$\begin{aligned}\text{Real Part} &= k_1 - k_3 \\ \text{Imaginary Part} &= k_1 + k_2\end{aligned}$$

2 additions

Strassen's Algorithm

- Reduces the complexity of matrix multiplication from $O(N^3)$ to $O(N^{2.807})$ by reducing multiplications



8 Multiplications + 4 additions

$$\begin{aligned}
 P1 &= a(f - h) & P5 &= (a + d)(e + h) \\
 P2 &= (a + b)h & P6 &= (b - d)(g + h) \\
 P3 &= (c + d)e & P7 &= (a - c)(e + f) \\
 P4 &= d(g - e)
 \end{aligned}$$

C =

$P5 + P4 - P2 + P6$	$P1 + P2$
$P3 + P4$	$P1 + P5 - P3 - P7$

7 Multiplications + 18 additions
or 7 Multiplications + 13 additions
(for constant B matrix)

- Comes at the price of reduced numerical stability and requires significantly more memory

Winograd 1D – F(2,3)

- Targeting convolutions instead of matrix multiply
- Notation: $F(\text{size of output, filter size})$
- Applied to blocks of the input.
Efficiency depends on filter and block size.

$$F(2, 3) = \begin{matrix} & \text{input} & & \text{filter} \\ \begin{bmatrix} d_0 & d_1 & d_2 \\ d_1 & d_2 & d_3 \end{bmatrix} & \begin{bmatrix} g_0 \\ g_1 \\ g_2 \end{bmatrix} & = & \begin{bmatrix} y_0 \\ y_1 \end{bmatrix} \end{matrix}$$

6 multiplications + 4 additions

$$F(2, 3) = \begin{matrix} & \text{input} & & \text{filter} \\ \begin{bmatrix} d_0 & d_1 & d_2 \\ d_1 & d_2 & d_3 \end{bmatrix} & \begin{bmatrix} g_0 \\ g_1 \\ g_2 \end{bmatrix} & = & \begin{bmatrix} m_1 + m_2 + m_3 \\ m_2 - m_3 - m_4 \end{bmatrix} \end{matrix}$$

$$\begin{aligned} m_1 &= (d_0 - d_2)g_0 & m_2 &= (d_1 + d_2)\frac{g_0 + g_1 + g_2}{2} \\ m_4 &= (d_1 - d_3)g_2 & m_3 &= (d_2 - d_1)\frac{g_0 - g_1 + g_2}{2} \end{aligned}$$

4 multiplications + 12 additions + 2 shifts

4 multiplications + 8 additions (for constant weights)

[Lavin et al., CVPR 2016]

Winograd 2D - F(2x2, 3x3)


- 1D Winograd is nested to make 2D Winograd

- Winograd is an optimized computation for convolutions

- It can significantly reduce multiplies

- For example, for 3x3 filter by 2.25X

- But, each filter size (and output size) is a different computation.



Source: Sze, MIT

Original:

36 multiplications

Winograd:

16 multiplications → 2.25 times reduction



Accelerator Architectures


Memory Access Bottleneck

- How is a MAC calculated?

- Read the fmap activation
- Read the filter weight
- Multiply the activation and the weight
- Read the partial sum
- Add the multiplication product to the sum
- Store the updated partial sum


- Therefore, each MAC requires **four** memory accesses!

- For example, AlexNet requires nearly 3 Billion memory accesses per inference
- In the worst case, each memory access is to DRAM
- DRAM accesses are much slower and much higher energy consumers than computation.




Source: Sze, MIT

Leverage Local Memory for Data Reuse



Source: Sze, MIT


Leverage Parallelism for Higher Performance




Source: Sze, MIT

Highly-Parallel Compute Paradigms

Temporal Architecture
(SIMD/SIMT)



Spatial Architecture
(Dataflow Processing)




Source: Sze, MIT

© Adam Teman, 2020

Temporal Architectures

- Mostly in CPUs and GPUs
- Improve parallelism through vectors (SIMD) or parallel threads (SIMT)
- Centralized control for a large number of ALUs
 - Each ALU can fetch from the memory hierarchy
 - ALUs cannot communicate directly
- *Computational transformations on the kernel can reduce the number of multiplications to increase throughput*

Temporal Architecture (SIMD/SIMT)




Source: Sze, MIT

© Adam Teman, 2020

Spatial Architectures

- Used in ASIC and FPGA designs
- Use dataflow processing
 - The ALUs form a processing chain that passes data between them
 - Each ALU can have its own control logic and regfile/scratchpad memory
- Each **ALU+local memory**
= **Processing Engine (PE)**



Source: Sze, MIT

- *Can increase data reuse from low cost memories to reduce energy consumption*

Multi-Level Low-Cost Data Access


- To reduce the energy cost of data movement, accelerators with spatial architectures can be used:

- Large global buffer (100s kB) connecting to DRAM
- Inter PE network to pass data between ALUs
- Local register file within PE (few kB)

- Data from RF or neighbor PE lower energy than DRAM access

- DRAM $\times 10^6$ storage, $\times 10^2$ energy than on-chip memory


- *Therefore, try to reuse data fetched from DRAM*



Data Reuse Opportunities in DNNs

Convolutional Reuse


CONV layers only
(sliding window)



Reuse: Activations
Filter weights

Fmap Reuse


CONV and FC layers



Reuse: Activations

Filter Reuse

CONV and FC layers
(batch size > 1)



Reuse: Filter weights




Dataflow Taxonomy

Dataflow Taxonomy

- In order to manipulate data reuse in a **Spatial Architecture**, recently proposed dataflows can be categorized as follows:


- Weight Stationary (WS)
- Output Stationary (OS)
- Input Stationary (IS)
- Row Stationary (RS)
- And no-local reuse (NLR)

- The following section will overview these dataflow types



Weight Stationary (WS) Dataflow


- Minimize energy of **reading weights**.
 - Maximizes **convolutional reuse** and **filter reuse** of weights
- **Weights** are read into the RF of each PE and kept there
- Run as many MACs that use the same **weight** while it is in the RF
- Broadcast **Input fmaps** (activations) to all PEs
- Accumulate **Partial sums** spatially across the PE array



Source: Sze, MIT

WS Example: nn-X (NeuFlow)

A 3×3 2D Convolution Engine



[Farabet et al., ICCV 2009]

WS Example: NVDLA (simplified)

Released Sept 29, 2017





Image Source: Nvidia

PE Array: $M \times C$ MACs




<http://nvdla.org>

Source: Sze, MIT



WS Data Reuse

- Keep current **weights** in register
- Cycle through **input** and **output fmaps**
- Accumulate **partial sums**




Input fmaps

*



Filters




In Register



Partial Sum




=




Output fmaps

WS Data Reuse

- Keep current **weights** in register
- Cycle through **input** and **output fmaps**
- Accumulate **partial sums**



Filters




In Register



Partial Sum


=



Output fmaps


WS Data Reuse

- Keep current **weights** in register
- Cycle through **input** and **output fmaps**
- Accumulate **partial sums**




Input fmaps


*



⋮



Filters




In Register



Partial Sum


=





Output fmaps

WS Data Reuse


- Keep current **weights** in register
- Cycle through **input** and **output fmaps**
- Accumulate **partial sums**



Input fmaps



Filters




In Register



Partial Sum
1 of 4

=




Output fmaps

WS Data Reuse


- Keep current **weights** in register
- Cycle through **input** and **output fmaps**
- Accumulate **partial sums**

Load New
Weights




Input fmaps


*



⋮



Filters




In Register



Partial Sum
2 of 4


=



Output fmaps


WS Data Reuse

- Keep current **weights** in register
- Cycle through **input** and **output fmaps**
- Accumulate **partial sums**




Input fmaps


*



⋮



Filters




In Register



Partial Sum
2 of 4

=



Output fmaps


Weight Stationary – Reference Pattern

In these plots:
 $H=12$
 $R=4$
 $E=9$

```
int I[H]; // Input activations
int W[R]; // Filter weights
int O[E]; // Output activations
```

```
for (e = 0; e < E; e++)
  for (r = 0; r < R; r++)
    O[e] += I[e+r] * W[r];
```


Fixed window of outputs
 $E \times R$ output reads
 $E \times R$ output writes



Sliding Window over R Inputs
 $E \times R$ input reads




Single weight is reused many times
 R weight reads



Output Stationary (OS) Dataflow


- Minimize the energy of **reading and writing partial sums**.
 - Maximize local accumulation of ofmaps Partial sums.
- Broadcast **filter weights** to all PEs
- Stream **ifmaps (activations)** across the PE array for reuse




Source: Sze, MIT

OS Example: ShiDianNao

Top-Level Architecture



PE Architecture



psums

[Du et al., ISCA 2015]


Variants of Output Stationary

Parallel
Output Region

Output Channels
Output Activations

Notes


OS_A



Single
Multiple


Targeting
CONV layers

OS_B



Multiple
Multiple

OS_C




Multiple
Single

Targeting
FC layers



OS Data Reuse

- Keep current **partial sums** in register
- Cycle through **input fmaps** and **weights**
- Local accumulation of **partial sums**




Input fmaps

*



Filters




In Register



Partial Sum
1 of 4


=



Output fmaps


OS Data Reuse

- Keep current **partial sums** in register
- Cycle through **input fmaps** and **weights**
- Local accumulation of **partial sums**




Input fmaps


*



⋮



Filters




In Register



Partial Sum
2 of 4


=



Output fmaps


OS Data Reuse

- Keep current **partial sums** in register
- Cycle through **input fmaps** and **weights**
- Local accumulation of **partial sums**




Input fmaps


*



⋮



Filters




In Register



Partial Sum
3 of 4


=



Output fmaps


OS Data Reuse

- Keep current **partial sums** in register
- Cycle through **input fmaps** and **weights**
- Local accumulation of **partial sums**




Input fmaps


*




⋮



Filters




In Register



Full Product




=



Output fmaps


OS Data Reuse

- Keep current **partial sums** in register
- Cycle through **input fmaps** and **weights**
- Local accumulation of **partial sums**



Filters

 In Register
 Partial Sum
1 of 4




Output fmaps

New Partial Sum


OS Data Reuse

- Keep current **partial sums** in register
- Cycle through **input fmaps** and **weights**
- Local accumulation of **partial sums**




Input fmaps


*



⋮



Filters




In Register



Partial Sum
2 of 4

=



Output fmaps

Output Stationary – Reference Pattern


In these plots:
H=12
R=4
E=9

```
int I[H]; // Input activations
int W[R]; // Filter weights
int O[E]; // Output activations
```


```
for (e = 0; e < E; e++)
  for (r = 0; r < R; r++)
    O[e] += I[e+r] * W[r];
```

Outputs

Single output is reused many times
0 output reads
E output writes




Sliding Window of Inputs
E*R input reads



All weights reused repeatedly (in order)
E*R weight reads

Input Stationary (IS) Dataflow


- Minimize **activation** read energy consumption
 - maximize **convolutional** and **fmap** reuse of **activations**
- Unicast **weights** and accumulate **psums** spatially across the PE array.



IS Example: Sparse CNN (SCNN)

- Used for sparse CNNs

- Sparse CNN is where many weights are zeros
- Activations also have sparsity from ReLU



[Parashar et al., ISCA 2017]


Input Stationary – Reference Pattern

In these plots:
H=12
R=4
E=9


```
int I[H]; // Input activations
int W[R]; // Filter weights
int O[E]; // Output activations
```

```
for (h = 0; h < H; h++)
  for (r = 0; r < R; r++)
    O[h-r] += I[h] * W[r];
```


Sliding Window
of outputs
 $E \times R$ output reads
 $E \times R$ output writes



Inputs used
repeatedly
 E input reads



Fixed window of
R weights
 $E \times R$ weight reads




Minimum Costs

	OS	WS	IS	Min
MACs	$E \cdot R$	$E \cdot R$	$E \cdot R$	$E \cdot R$
Weight Reads	$E \cdot R$	R	$E \cdot R$	R
Input Reads	$E \cdot R$	$E \cdot R$	E	E
Output Reads	0	$E \cdot R$	$E \cdot R$	0
Output Writes	E	$E \cdot R$	$E \cdot R$	E


Assume: $W \sim E$

Row Stationary (RS) Dataflow

- Maximize reuse and accumulation at the RF level for all types of data (**weights**, **activations**, **partial sums**)
- Process a 1-D row convolution in each PE
 - **Filter weights** kept stationary inside the PE
 - **ifmaps** streamed into the PE
 - PE does MAC for each sliding window at a time
→ one memory space for **partial sum** accumulation
- No **ifmap** overlap between different sliding windows
 - **Input activations** kept in RF and reused
 - 1-D convolution goes through all sliding windows in the row
- Multiple PEs complete a 2-D convolution




1D Row Convolution in PE







- Maximize **row convolutional** reuse
- Maximize **row psum accumulation** in RF

Input Feature Map




Source:
Sze, MIT

2D Convolution in PE Array




Convolutional Reuse Maximized



- Filter rows are reused across PEs horizontally
- Fmap rows are reused across PEs diagonally
- Partial sums accumulate across PEs vertically



No Local Reuse (NLR) Dataflow

- Small RFs are **energy efficient** (pJ/b), but **area inefficient** ($\mu\text{m}^2/\text{b}$)
- NLR maximizes storage capacity to minimize off-chip memory bandwidth
- All area is allocated to the global buffer.
- Nothing stationary inside PE $\rightarrow$ increased traffic on-chip.
 - Multicast activations
 - Single-cast filter weights
 - Spatially accumulate partial sums



Source: Sze, MIT

NLR Example: DianNao



Source: Chen, et al. 2014

© Adam Teman, 2020

Main References

- **Sze, et al. “Efficient Processing of Deep Neural Networks: A Tutorial and Survey”, Proceedings of the IEEE, 2017**
- **Sze, et al. ISCA Tutorial 2019**