Practice 4:

Terminology and Design Metrics

Digital Electronic Circuits – Semester A 2012

Requirements of a Digital Gate

Digital Gate – Analog vs. Digital

- The Analog World:
 - Continuous
 - Amplifies Noise
- A Digital Gate
 - Discrete (Boolean)
 - Suppresses Noise
- What is required to define something as "Digital"?
 - Distinctive '1' and '0' outputs.
 - Positive Noise Margins
 - Unidirectional
 - Regenerative Property

Digital Gate – Boolean, Unidirectional

Boolean Functionality

- A digital gate provides a single output resulting from a number of inputs.
- The output is a discrete logical level i.e. '0' or '1'.
- We generally *map* these logic levels to the voltages GND and VDD.

Unidirectional

- A digital gate is *driven by* inputs and *drives* outputs.
- Ideally, the outputs don't affect the inputs (i.e. there is no feedback)
- A digital gate is ideally a *Buffer* that separates the circuit.

Digital Gate – Fan In, Fan Out


Fan In

- How many inputs drive the digital gate?
- This is a direct result of the gate's Boolean function.
- A gate with a high Fan In is known as a Complex gate.


Fan Out

- How many gates are *currently* being driven by a given gate.
- Maximum Fan Out is how many gates can theoretically be driven by a given gate:

$$FO_{\max} = \frac{I_{out}(\max)}{I_{in}(gate)}$$









Digital Gate – Noise Suppression

- We usually discuss four kinds of noise in digital circuit design:
 - Inductive Coupling
 - Capacitive Coupling
 - Supply (Power and Ground) Noise
 - External Charge Injection



Digital Gate – Noise Suppression


In order to ensure Noise Suppression (rather than Noise Amplification) a digital gate must employ a regenerative property:



Noise Margins

Noise Margins – Definition

- A gate's noise margin is the amount of noise that can appear at an interim node without causing an error at a subsequent node.
- In order for a gate to function (digitally) it must have a positive noise margin.
- A digital gate generally has two noise margins:
 - NM_{H} : The noise margin for a node representing a 'I'.
 - NM_L:The noise margin for a node representing a '0'.
- The gate's noise margin is the minimum of the two:
 - $\blacktriangleright NM=min(NM_{H}, NM_{L})$




Static Properties of a Digital Gate


Voltage Transfer Characteristic

VTC – Properties


- AVTC shows us the static properties of a digital gate, such as:
 - Regenerative Property
 - Nominal Voltage Levels (VOH, VOL)
 - Switching Threshold (VM)
 - Gain
 - Noise Margins



VTC – Regenerative Property




(a) Regenerative gate




(b) Nonregenerative gate


VTC – Nominal Voltage Levels



VTC – Noise Margins and Gain




VTC – The Ideal Gate's VTC




Dynamic Properties of a Digital Gate

Propagation Delay, Rise/Fall Time

Propagation Delay – Definition




Rise/Fall Time – Definition



Dynamic Properties - Example


- Given a simple RC network with a step input:
 - Find the Propagation Delay
 - Find the Rise Time of the Output



Dynamic Properties - Example

Assuming a zero-time step input:

$$V_{out}(t_{pd}) = 0.5V_{in} = \left(1 - e^{-\frac{t_{pd}}{\tau}}\right)V_{in}$$



Dynamic Properties - Example

Rise Time Calculation:

$$V_{out}(t_{pd}) = \left(1 - e^{-\frac{t_{pd}}{\tau}}\right) V_{in}$$
$$e^{-\frac{t_{pd}}{\tau}} = 1 - \frac{V_{out}}{V_{in}}$$

Practice 4: Terminology and Design Metrics

Power Dissipation

Dynamic Power, Static Power

Power Components:

$$P_{total} = P_{dynamic} + P_{static}$$

- Dynamic Power:
 - The power consumed during a switching action.
 - Used to charge/discharge node capacitance.
 - Also includes Short Circuit power that is wasted during switching.
- Static Power:
 - The power consumed during steady state operation.
 - Usually considered leakage power.

Dynamic Power - Example

- Find the power dissipated by a first order RC network with a step input:
 - The energy needed to fully charge the capacitor:

$$E_{switch} = \int_{0}^{\infty} i_{in}(t) v_{in}(t) dt = V_{in} \int_{0}^{\infty} C \frac{dv_{out}}{dt} dt = C V_{in} \int_{0}^{V_{in}} dV_{out} = C V_{in}^{2}$$

• The power is the amount of energy dissipated per second:

$$P_{dynamic} = fE_{switch} = fCV_{in}^{2}$$


• Considering an ideal capacitor, there is no power dissipation in steady state: $P_{static} = 0$

Altogether we get:
$$P_{total} = P_{dynamic} + P_{static} = fCV_{in}^2$$

Questions from Tests


Questions from Tests

• Which gate has higher NM_H and NM_L ?



Questions from Tests

Which transition drains the battery more?



4 השאלה מתייחסת <u>לצריכת האנרגיה (E) כוללת מהספק</u> של המהפך בפרק זמן ביןT1 ל-T2. נתונים Eb ,a מתייחסת לאפשרות Eb ,a מתייחסת לאפשרויות שונות של הזמן. האנרגיה b מתייחסת לאפשרות b וכו'.

