
Lecture Content



Digital VLSI Design

Lecture 6: Moving to the Physical Domain

Semester A, 2018-19 Lecturer: Dr. Adam Teman


Emerging Nanoscaled Integrated Circuits and Systems Labs December 24, 2018




Disclaimer: This course was prepared, in its entirety, by Adam Teman. Many materials were copied from sources freely available on the internet. When possible, these sources have been cited; however, some references may have been cited incorrectly or overlooked. If you feel that a picture, graph, or code example has been copied from you and either needs to be cited or removed, please feel free to email <u>adam.teman@biu.ac.il</u> and I will address this as soon as possible.

So, what's next?


- We've basically finished the *Front-End* of the design process and we will now start the *Back-End*:
 - To start, we will move between tools with a *logical* approach to ones with a *physical* approach to design implementation.
 - Then, we will make a physical foundation for our design by drawing up a *floorplan*.
 - This will include making decisions where "big" or "important" pieces will sit, such as IPs, I/Os, Power grids, special routes, etc.
 - After that, we can place our gates taking into account congestion and timing.
 - With our flip-flops in place, we can go about designing a clock-tree.
 - And finally, we can route all our nets, according to DRCs, timing, noise, etc.
 - Before *tapeout*, we will clean things up, verify, etc.






Moving from Logical to Physical

- Define design (.v)
- Define design constraints/targets (.sdc)
- Define operating conditions/modes (MMMC)
- Define technology and libraries (.lef)
- Define physical properties (Floorplan)





Moving from Logical to Physical


• During synthesis, our world view was a bit idealistic.

- We didn't care about power supplies.
- We didn't care about physical connections/entities.
- We didn't care about clock non-idealities.
- Therefore, in order to start physical implementation:
 - Define "global nets" and how they connect to physical instances.
 - Provide technology rules and cell abstracts (.lef files)
 - Provide physical cells, unnecessary for logical functionality:
 - Tie cells, P/G Pads, DeCaps, Filler cells, etc.

6

- Define hold constraints and all operating modes and conditions (MMMC)
 - Hold was "easy to meet" with an ideal clock, so we didn't really check it...
- Set up "low power" definitions, such as voltage domains, power gates, body taps, etc.





OFF

0.7V

(shut down)



A bit about Multiple Voltage Domains

Often referred to as "Low Power Design" Methodologies






Multiple Domain Design

• Define power domains

- Create power domain names
- List of cells connected to VDD1, VDD2, GND1,...
- Draw the power domains

Place macros


- Take into account:
 - Routing congestion
 - Orientation
- Manual usually better then Auto
- Place switches
 - For the power down domains




Design Import

Floorplan


Placement






How do we define this?

- Well, we probably will leave that to an advanced course or your MSc research...
- But, in general, there is a command format for this.
 - Well, actually **two**.
 - Cadence calls theirs CPF (Common Power Format), and it's surprisingly (...confusingly) similar to MMMC.
 - Synopsys calls theirs UPF (Unified Power Format), and it's surprisingly similar to SDC.
 - I guess neither is very common or unified...
- Luckily for you, we will not talk any more about this right now [©].
- Instead, we'll start with the basics of Floorplanning.











Floorplanning Goals and Objectives

- Floorplanning is a mapping between the logical description (the netlist) and the physical description (the floorplan).
- Goals of floorplanning:
 - Arrange the blocks on a chip.
 - Decide the location of the I/O pads.
 - Decide the location and number of the power pads.
 - Decide the type of power distribution.
 - Decide the location and type of clock distribution.
- Objectives of floorplanning are:
 - Minimize the chip area
 - Minimize delay
 - Minimize routing congestion



Fullchip Design Overview

- Chip size
- Number of Gates
- Number of Metal layers
- Interface to the outside
- Hard IPs/Macros
- Power Delivery
- Multiple Voltages
- Clocking Scheme
- Flat or Hierarchical?




Floorplanning Inputs and Outputs

Inputs

- Design netlist (required)
- Area requirements (required)
- Power requirements (required)
- Timing constraints (required)
- Physical partitioning information (required)
- Die size vs. performance vs. schedule trade-off (required)
- I/O placement (optional)
- Macro placement information (optional)


Outputs


- Die/block area
- I/Os placed
- Macros placed
- Power grid designed
- Power pre-routing block
- Standard cell
 placement areas
- Design ready for Routing standard cell placement




ed			
blocks			
I/O pads	std cell	RAM	
		<u> </u>	
Routing	data path		

- The pinout is often decided by front-end designers, with input from physical design and packaging engineers.
 - I/Os do not tend to scale with Moore's Law and therefore, they are very expensive (in terms of area).
 - I/Os are not only needed for connecting signals to the outside world, but also to provide power to the chip.
 - Therefore, I/O planning is a critical and very central stage in Floorplanning the chip.
- Let's leave it at that for a bit, and revisit the I/Os a little later...





IO Ring



"Core Limited"


© Adam Teman, 2018

"Pad Limited"

17

Utilization

- Utilization refers to the percentage of core area that is taken up by standard cells.
 - A typical starting utilization might be 70%
 - This can vary a lot depending on the design
- High utilization can make it difficult to close a design
 - Routing congestion,
 - Negative impact during optimization legalization stages.
- Local congestion
 - Can occur with pin-dense cells like multiplexers, so utilization is not completely sufficient for determining die size.
 - Run a quick trial route to check for routing congestion
 - Refine the synthesis or increase routing resources





utilization

лаант ютнан, 2018

Uniquifying the Netlist

- When moving to the physical domain, the netlist must be unique
 - A unique netlist, means that each sub-module is only referenced once.
 - In the example, the non-unique netlist cannot optimize instance m1/u1 without changing instance m2/u1







 A synthesized netlist must be *uniquified* before placement can begin. This can be done either by the synthesizer or during design import.

Hard Macro Placement

- When placing large macros we must consider impacts on routing, timing and power. Usually push them to the sides of the floorplan.
 - Placement algorithms generally perform better with a single large rectangular placement area.
 - For wire-bond place power hungry macros away from the chip center.
- After placing hard macros, mark them as FIXED.


20






Placement Regions


- Sometimes, we want to "help" the tool put certain logic in certain regions or cluster them together.
- Place and Route tools define several types of placement regions:
 - Soft guide try to cluster these cells together without a defined area.
 - Guide try to place the cells in the defined area.
 - Region must place the cells in the defined area, but other cells may also be placed there.
 - Fence must place the cells in the defined area and keep out all other cells.






Placement Blockages and Halos

- Placement blockage halos are areas that the tools should not place any cells.
- These, too, have several types:
 - Hard Blockage no cells can be placed inside.
 - Soft Blockage cannot be used during placement, but may be used during optimization.
 - Partial Blockage an area with lower utilization.
 - Halo (padding) an area outside a macro that should be kept clear of standard cells.





23


Routing Blockage

• Similar to placement blockage, routing blockage can be defined.

Routing

blockage

 Blockage is defined for a given layer.



Design Import


Floorplan

Placement

CTS

Route

Finish Design



© Adam Teman, 2018



A bit about Hierarchical Design

Or how do you deal with a really big chip





Fullchip Design Flat vs. Hierarchical Design Blk 1 Blk 2 Blk 3 If the design is too big, partition it into hierarchies P&R P&R P&R Flow Flow Flow Faster runtime, less memory needed for EDA tools Faster ECO turn-around time Fullchip Timing & Verification Ability to do design re-use Adam Teman, 2018

Design Import

Floorplan

Placement

CTS

Route

Finish Design

I/O Pad

IP Macro

Block / Tile

• Disadvantages


Advantages


- Much more difficult for fullchip timing closure (ILMs)
- More intensive design planning needed:
 - Feedthrough generation
 - **Repeater insertion**
 - Timing constraint budgeting ullet
 - etc. •

Hierarchical Design – Time Budgeting


Chip level constraints must be mapped correctly to block level constraints as I/O constraints

set_input_delay 1.5 [get_port IN1]






Interface Logic Models (ILMs) help simplify and speed-up design



Original Netlist


Interface Logic Model (ILM)


© Adam Teman, 2018



Hierarchical Design - Feedthrough

• For channel-less designs or designs with limited channel resources






The Chip Hall of Fame

- Speaking about floorplans, this is one of the most essential attributes of an FPGA. And it started with the:
 Xilinx XC2064 FPGA
 - Ross Freeman, CEO of Xilinx, bet on Moore's law making transistors cheap enough to "waste".
 - Release date: Nov. 1, 1985
 - Process: Seiko 2um
 - 64 Logic Cells and FFs, 38 I/O pins
 - Originally called a "logic cell array" and programmed logic was drawn by hand.
 - Xilinx was the world's first fabless IC vendor.


2017 Inductee to the IEEE Chip Hall of Fame

XII INX

Source Xi

















IR Drop

- The drop in supply voltage over the length of the supply line
 - A resistance matrix of the power grid is constructed
 - The average current of each gate is considered
 - The matrix is solved for the current at each node, to determine the IR-drop.







Design Import


Floorplan

Placement

Electromigration (EM)

- Electromigration refers to the gradual displacement of the metal atoms of a conductor as a result of the current flowing through that conductor.
 - Transfer of electron momentum
- Can result in catastrophic failure do to either
 - Open : void on a single wire
 - Short : bridging between to wires
- Even without open or short, EM can cause performance degradation
 - Increase/decrease in wire RC

Design Import Floorplan Placement CTS Route Finish Design





© Adam Teman, 2018

Power Distribution

Power Distribution Network functions

- Carry current from pads to transistors on chip
- Maintain stable voltage with low noise
- Provide average and peak power demands
- Provide current return paths for signals
- Avoid electromigration & self-heating wearout
- Consume little chip area and wire





More (Wider) Power Lines:

- Less Static (IR) drop
- Less Dynamic (dI/dt) drop
- Less Electromigration

More (Wider) Power Lines:

5

Fewer (signal) routing resources (i.e., higher congestion)

R_{segv}

lsegy

seex

© Adam Teman, 2018

Design Import

Finish Design

lan

hent

36

Power Distribution Challenge

- Assume we have a 1mm long power rail in M1.
 - Square resistance is given to be 0.1 ohm/square
 - If we make a 100nm wide rail, what is the resistance of the wire? $R = R_{\Box} L/W = 0.1 \Omega / \Box \cdot \frac{10^{-3} m}{100 \cdot 10^{-9} m} = 1000 \Omega$
 - Now, given a max current of 1mA/1um, due to Electromigration, what is the IR drop when conducting such a current through this wire?

So what do we do?

• Make the power rails as wide and as thick as possible!

 $I_{\rm max} = \frac{1 {\rm mA}}{1 {\rm \mu m}} \cdot 100 {\rm nm} = 0.1 {\rm mA}$

 $IR_{drop} = I_{max} \cdot R_{wire} = 10^{-4} \cdot 10^{3} = 100 \text{mV}$

Desian Impor

Floorplar

Placeme


CTS


Route


Finish Design

Hot Spots

 We generally map the IR drop of a chip using a color map to highlight "hot spots", where the IR drop is bad.








Source: Cadence


Initial IR Drop Mapping

After adding a single wire! © Adam Teman, 2018

Power and Ground Routing

- Each standard cell or macro has power and ground signals, i.e., VDD (power) and GND (ground)
 - They need to be connected as well
- Power/Ground mesh will allow multiple paths from P/G sources to destinations
 - Less series resistance
 - Hierarchical power and ground meshes from upper metal layers to lower metal layers
 - Multiple vias between layers
- You can imagine that they are HUGE NETWORKS!
 - In general, P/G routings are pretty regular
 - P/G routing resources are usually reserved





Design Import

Floorplar

Placemen

CTS

Route


Standard Approaches to Power Routing


• Power Grid


- Interconnected vertical and horizontal power bars.
- Common on most high-performance designs.
- Often well over half of total metal on upper thicker layers used for VDD/GND.

Dedicated VDD/GND planes.

- Very expensive.
- Only used on Alpha 21264, Dropped on subsequent Alphas.
- Simplified circuit analysis.
- Some thoughts/trends:
 - P/G I/O pad co-optimization with classic physical design
 - Decoupling capacitors to reduce P/G related voltage drop
 - Multiple voltage/frequency islands make the P/G problem and clock distributions more challenging.








Power Grid Creation

Tradeoff IR drop and EM versus routing resources

- Require power budget
 - Initial power estimation
 - Average current, max current density

Need to determine

- General grid structure (gating or multi-voltage?)
- Number and location of power pads (per voltage)
- Metal layers to be used
- Width and spacing of straps
- Via stacks versus available routing tracks
- Rings / no rings
- Hierarchical block shielding
- Run initial power network analysis to confirm design



Design Import **Power Grid Creation – Macro Placement** Floorplan Placement CTS • Route Finish Design Blocks with the highest performance and highest power consumption

Close to border power pads (IR drop) Away from each other (EM)

© Adam Teman, 2018

© Adam Teman, 2018

Design Import

Summary – Floorplanning in Innovus

- Floorplanning is very specific to each design and can include many commands, but the general flow is:
 - Initialize Design:
 - Define Verilog netlist, MMMC (timing, SDC, extraction, etc.), LEF, IO placement
 - Specify floorplan
 - Define floorplan size, aspect ratio, target utilization
 - Place hard macros
 - Absolute or relative placement
 - Define halos and blockages around macros
 - Define regions and blockages
 - If necessary, define placement regions and placement blockage
 - If necessary, define routing blockage




© Adam Teman, 2018

Design Import

Summary – Floorplanning in Innovus

- Define Global nets
 - Tell the tool what the names of the global nets (VDD, GND) are and what their names are in the IPs.
- Create Power Rings
 - Often rings for VDD, GND are placed around the chip periphery, as well as around each individual hard IP.
- Build Power Grid
 - Connect standard cell 'follow pins'
 - Build power stripes on metal layers
 - Make sure power connects to hard IPs robustly
- Assign Pins
 - If working on a block (not fullchip), assign pins to the periphery of the floorplan.



Main References

- IDESA
- Rabaey
- CMOS VLSI Design
- EPFL Tutorial
- Experience!