SoC 101:

a.k.a., "Everything you wanted to know about a computer but were afraid to ask"

Communicating with Peripherals (How to build a router...)

Prof. Adam Teman

EnICS Labs, Bar-Ilan University

22 May 2023

Heavily based on the wonderful lecture

"Interfaces: External/Internal, or why CPUs suck"

by Tzachi Noy, 2019



Emerging Nanoscaled Integrated Circuits and Systems Labs CPUs suck" Bar-Ilan University



What do a car and a router have in common?



Both the car and the router have interfaces







We will "design" a **router** as an example to introduce these concepts



© Adam Teman, 2023

4

Lecture Outline



GPIO and UART Accelerators Ethernet DMA and ASIP DDR AXI and Boot

Communicating with the outside world







Reminder: Memory-Mapped I/O

• Registers and I/O Devices are given an address in the system's memory map:

- Everything is treated the same as memory.
- To communicate with an I/O, we write to and read from these addresses.
- These are achieved with simple load and store assembly commands.
- In C, we can define two functions, peek and poke, to accomplish this easily:
 - Now to access a register, just define its address, and use these functions

```
int peek (char *location) {
   // Read from a memory-mapped address
   return *location;
}
void poke (char *location, char newval) {
   // Write to a memory-mapped address
   (*location) = newval;
}
```

```
#define DEV1 0x1000
...
dev_status = peek(DEV1)
...
poke(DEV1,8);
```

General Purpose I/O (GPIO)

- Most microcontrollers have a set of general purpose input/output (GPIO) pins.
 - Can be configured as input pins or output pins.
 - Can be programmed by software for various purposes.





© Adam Teman, 2023

9

Example: Blinking a LED

• First, configure the GPIO to be an output.

- Next, create an infinite loop that:
 - Toggles the state of the output.
 - Waits for a given period.



```
#define GPIO_CONFIG_REG 0x10000000
#define GPIO_OUTPUT_REG 0x10000001
#define GPIO_BLINK_PIN 0b00000001
#define BLINK_PERIOD 1000000
int main () {
    // Set LED connected GPIO PIN to output
    toggle_config |= peek(GPIO_CONFIG_REG);
    poke(GPIO_CONFIG_REG,toggle_config);
    while (true) {
```

```
wait(BLINK PERIOD);
```

Communicating Off-Chip

- What if we want to communicate with something more sophisticated than a LED or a button?
 - We need a communication protocol.
- Introducing UART
 - The Universal Asynchronous Receiver/Transmitter





Can we use UART for our router?

BAUD RATE: 115,200 bits/sec

SAMPLE RATE: 230,400 samples/sec

CODE: 40 instructions/sample

OVERHEAD: 9,216,000 instructions/sec

9.2% of CPU time

* Assuming a 100MHz clock frequency

© Adam Teman, 2023





Offloading the CPU







Offload the CPU with a controller

UART is a slow serial protocol

• One bit is transferred at a time at a low baud rate (e.g., 1200-115200 bits/sec).

1-byte \rightarrow 16X speedup

- Integrate a specific UART controller that offloads the CPU
 - Communicate with the UART through a wider register (e.g., byte, 32-bit).
 - Use a Shift Register to serialize/deserialize parallel data
 - Use a FIFO to buffer several CPU transactions

64 byte FIFO \rightarrow 512X speedup Stop 7 6 5 4 3 2 1 0 Start Stop 7 6 5 4 3 2 1 0 Start Shift \rightarrow U0Tx Data 0 clock Shift Data 0 **U0Rx** Transmit shift register clock OE BE PE FE Receive shift register 16-element TXEF |Fifo empty flag RXFE Fifo empty flag **FIFO** 12-bit, 16-element FIFO RXFF Fifo full flag TXFF Fifo full flag Write data \longrightarrow UARTO DR R UARTO DR R Read data 🗲 Transmit data register *Receive data register* Source: Bard, EE319K Transmit Parallel-In Serial-Out (PISO) Receive Serial-In Parallel-Out (SIPO) dam Teman, 2023

Hardware Acceleration

- CPUs are general purpose programmable machines
 - In other words, they are Turing Complete.
 - But CPUs are not great (sometimes terrible) at carrying out certain operations.

Offload the CPU by providing dedicated hardware

- The dedicated hardware can be designed to efficiently run a specific task → accelerate it.
- The CPU can continue running the program, while the accelerator runs its task.
- Data transfer achieved through memory mapping
 - CPU writes/stores inputs and control in memory/registers.
 - Accelerator writes outputs/status in memory/registers.



0xD0000000

0xD000FFFF



Accelerator

But how do we know when it's done?

- How can the CPU know when a new byte of data is received?
 - Simple way: "Polling"
 - Check on the status of the UART every so often to see if data has been received (or if it is ready to receive new data)

Polling can be carried out with a "busy-wait" loop:

Busy-wait on input from the UART

```
while (TRUE) {
    // Wait until a new character has been read
    while (peek(UART_IN_STATUS)==0);
    // Read the new character
    achar=(char)peek(UART_DATA);
}
```



```
// Poll to see if we're there yet.
status = areWeThereYet();
} while (status == NO);
```

```
Busy-wait on writing to the UART
```

```
current_char = mystring;
// Continue until the end of string
while (*current_char != '\0') {
    // Wait until the UART is ready
    while (peek(UART_OUT_STATUS)!=0);
    // Send character to UART
    poke(UART_DATA_OUT, *current_char);
    // update character pointer
    current_char++;
```



Interrupts

- An interrupt is an asynchronous signal from a peripheral to the processor.
 - Can be generated from peripherals external or internal to the processor, as well as by software.
 - Frees up the CPU, while the peripheral is doing its job.
- Upon receiving an interrupt:
 - The CPU decides when to handle the interrupt
 - When ready, the CPU acknowledges the interrupt
 - The CPU calls an interrupt service routine (ISR)
 - Upon finishing, the ISR returns and the CPU continues operation



Source: Computers as Components



Dealing with Faster Interfaces







RATE: 115200 bit/sec 0.1152 Mbps

RANGE: 15m



Ethernet

Widely used for realization of Local Area Networks (LANs)

- Bus with single signal path
- Originally: Nodes are <u>not synchronized</u> \rightarrow Collisions
- Arbitration: "Carrier Sense Multiple Access with Collision Detection (CSMA/CD)"
- If collision \rightarrow wait for random time \rightarrow retransmit.
- Now: switched (point-to-point), fully duplex
- Ethernet packet:
- PreambleStart
frameDestination
addressSource
addressLengthDataPadding

 $100M = 25 \times 4bit$

Α

С

Components

CRC

Source: Computers as

В

 $1G = 125 \times 8bit$

© Adam Teman, 2023

- Addresses
- Variable-length data payload: 46 1518 bytes

• Throughput:

• 10M = 2.5 x 4bit

Side note: The OSI Model

• The Open Systems Interconnection (OSI) model defines seven network layers.





Let's try a simple interface: APB

- 32-bit bus
- Two phase access:
 - Address (Setup) phase
 - Read/Write (Access) phase

Setup Phase

- PWRITE, PADDR, PWDATA are set
- PSEL is raised for selected Slave
- 2 Access Phase
 - PENABLE is raised, with other signals held
 - When selected Slave acks, PREADY is raised
 - Next Transfer

3

- PENABLE is lowered by Master
- PREADY may be lowered by Slave



Is APB Sufficient? 10⁹ bits/sec **ETH RATE: APB TRANSFER WIDTH:** 32 bits 2 cycles/transfer **APB RATE:** 10⁸ cycles/sec **CLOCK:** 1.6×10^9 bits/sec **APB THROUGHPUT:** BUT, Ethernet is FULL-DUPLEX, so maximum throughput is actually 2×10^{9} bits/sec © Adam Teman, 2023

So let's make it faster: AHB

- Wider bus (>32 bits)
- Pipelined address and R/W phases (X2 throughput)
- Supports Bursts





Is AHB fast enough? ETHERNET RATE: 2 x 10⁹ bits/sec

AHB TRANSFER WIDTH:64 bitsAHB RATE:1 cycle/transferCLOCK:108 cycles/secAHB THROUGHPUT:6.4 x 109 bits/sec

BUT WHAT ABOUT THE CPU?

© Adam Teman, 2023



More Offloading





Is AHB fast enough? ETHERNET RATE: 2 x 10⁹ bits/sec

AHB TRANSFER WIDTH:64 bitsAHB RATE:1 cycle/transferCLOCK:108 cycles/secAHB THROUGHPUT:6.4 x 109 bits/sec

BUT WHAT ABOUT THE CPU?

© Adam Teman, 2023





DMA

- Direct memory access (DMA) is a bus operation that allows reads and writes not controlled by the CPU.
 - A DMA transfer is controlled by a DMA controller that requests control of the bus from the CPU.
 - With control, the DMA controller performs read and write operations <u>directly between devices and memory</u>.

CPU

Bus

Bus

grant

request

DMA

controller



• DMA adds new signals:

- Bus request
- Bus grant



DMA Registers

- The CPU controls the DMA operation through registers in the DMA controller.
 - Starting address register
 - Length register
 - Status register to start and stall the DMA
- After the DMA operation is complete, the DMA controller interrupts the CPU to tell it that the transfer is done.
- DMA controllers usually use short *bursts* (e.g., 4-16 words) to only occupy the bus for a few cycles at a time





Data Rate or Packet Rate?BIT RATE:2 x 109 bits/sec

each packet includes 20 bytes of overhead

DATA RATE:

Larger packets mean interconnect is busier BIT-RATE x P/(P+20) $P=64 \rightarrow 2 \times 0.76 \times 10^9$ bits/sec $P=1518 \rightarrow 2 \times 0.98 \times 10^9$ bits/sec

PACKET RATE:

Smaller packets mean <u>CPU</u> has to do more BIT-RATE / ((P+20) x 8) P=64 \rightarrow 2 x 1.48 x 10⁶ packets/sec P=1518 \rightarrow 2 x 81.2 x 10³ packets/sec



How does this affect the CPU?

• The CPU (in a router) needs to handle the packet

- i.e., figure out where to send the packet to.
- So, all it cares about is *packet rate*
- How much work can the CPU do on each packet?
 - For packets with 1518 bytes of data, the packet rate is about 160K packets/sec
 - At 100 MHz \rightarrow 615 instructions per packet \rightarrow Not that much
 - For 64 byte packets \rightarrow 34 instructions per packet \rightarrow Infeasible!

What can we do???

- Trivial solution:
- Still not enough:
- Better solution:

- Raise the frequency
 - Add additional CPUs
 - Integrate dedicated hardware (Accelerators and ASIPs)

© Adam Teman, 2023



A typical router SoC <





© Adam Teman, 2023



Memory







But what about memory?

 We now have a processor that can communicate with peripherals, with an off-chip network, etc.

But what about memory?

- Our router needs <u>a lot of memory</u>:
 - To buffer packets
 - To store routing tables
 - To host the operating system
- The on-chip memory (~MB) is nowhere near enough.

We need to use DRAM



DRAM Organization

- So, for a 1GB DIMM (i.e., 8 chips),
 we need chips with 1Gb of memory
 - e.g., 128k x 8k

• But that is a lot of rows...

128K



8K



DRAM Banks

- So, we break it into 8 banks of 16k rows
 - And readout an entire row to a buffer
 - Once the row is buffered, we can directly access any byte in the buffer.





DRAM Banks

- Reordering the 16K memory accesses can improve throughput
- Add a dedicated DDR controller to optimize memory access patterns

8K 128 Mb 8K 128 Mb 16K

BO/RO B1/R1 BO/RO **B1/R1** BO/RO **B1/R1 BO/R3** BO/R0 **BO/R0** B1/R1 BO/R3B1/R2/ **B1/R1 B1/R2**

© Adam Teman, 2023



Finishing our Design







In AHB, we always have to wait until a transaction is finished before starting a new one...



WDITE A DDD OU ANNEL





READ DATA CHANNEL

Tuun tenun, 2023



But what happens on Startup?

Start by reading from a BootROM

 A small piece of memory, which contains the very first code that is executed upon reset.



- Either hard-wired (mask-ROM) or rewriteable (embedded Flash)
- Can use bootstraps/fuses to change configuration.
- Then move on to the Bootloader
 - Usually stored on rewriteable flash (i.e., SD card)
 - Configures the chip and some of the peripherals
 - Loads the end application (e.g., OS) from storage (flash, SSD, HDD)
 - Passes control to the end application
- The BootROM and bootloader can be combined
- The BootROM of an x86 system is called the BIOS



Conclusions

- Processors are great at processing.
- They are not so great at data movement.
- They are not so great at doing simple tasks.
- For a well-defined task, dedicated hardware will never lose to a processor.
- With Processors we gain flexibility.
- Software development is faster than Hardware.
- Bugs in Software are much cheaper to fix.



Parks and Recreation. Source: Giphy



Source: xkcd

Main References

- Tzachi Noy, "Interfaces: External/Internal, or why CPUs suck", 2019
- Wolf, "Computer as Components Principles of Embedded Computing System Design," Elsevier 2012