# Digital Integrated Circuits (83-313) Lecture 3: Design Metrics

#### Semester B, 2016-17

Lecturer: Dr. Adam Teman

Itamar Levi, Robert Giterman

2 April 2017



Emerging Nanoscaled Integrated Circuits and Systems Labs

<u>TAs:</u>

Disclaimer: This course was prepared, in its entirety, by Adam Teman. Many materials were copied from sources freely available on the internet. When possible, these sources have been cited; however, some references may have been cited incorrectly or overlooked. If you feel that a picture, graph, or code example has been copied from you and either needs to be cited or removed, please feel free to email <u>adam.teman@biu.ac.il</u> and I will address this as soon as possible.

#### Lecture Outline







# Design Metrics - Reminder





#### There's No Free Lunch!

• Remember, the job of a VLSI designer is to understand, design and optimize the *trade-offs* between:



- In this lecture, we will go over the main design metrics for evaluating these design aspects.
- You can rarely improve all these factors simultaneously.



## **Performance Metrics**



#### • When measuring performance, we usually use:

- Propagation delay  $t_{pd}$
- Rise/Fall time  $t_r/t_f$



### **Performance Metrics**



- Based on our derivation of optimal load driving and *Logical Effort*, the performance of a gate is often given in terms of "Fan out of 4" (FO4).
- How would we measure FO4 in a simulation?



#### How to measure FO4 delay





#### 8

## **Power Metrics**

- When discussing *power*, we generally mean the *average power* consumption of a component.  $\frac{1}{r} \int_{a}^{T} v(x) dx = \frac{V_{supply}}{r}$ 
  - Other times we may discuss *peak power*, but this is less common.
- The power consumption is usually decomposed into three factors:
  - **Dynamic Power**, which is essentially the *energy* consumed during a *switching* operation.
  - Static Power, which is usually caused by leakage currents in steady states.
  - Short Circuit Power, which is the component of dynamic power that is due to direct currents between the supply rails.

$$P_{av} = \frac{1}{T} \int_0^T p(t) dt = \frac{V_{supply}}{T} \int_0^T i_{supply}(t) dt$$

$$P_{peak} = i_{peak} V_{supply} = \max\left[p(t)\right]$$

#### Power

#### 9

## **Dynamic Power**

- The energy required to charge a capacitive node to  $V_{\rm DD}$  is approximately:  $E_{LH} = C_{switch} V_{DD}^2$
- Therefore, if a circuit is operated at frequency f, the dynamic power can be written as:  $P_{dynamic} = f \cdot C_{switch} V_{DD}^2$
- However, not all of the circuit capacitance switches during every cycle. The percentage of capacitance that switches will be called the activity factor  $\alpha$ , resulting in:  $P_{dynamic} = \alpha \cdot f \cdot C_{total} V_{DD}^2$



## Static and Short Circuit Power



- Both static and short circuit power are caused by current flowing between the supply rails.
  - Static power is due to leakage or static currents in the steady state of a circuit.  $P_{static} = I_{static} V_{supply}$
  - Short circuit power is due to low resistive paths between the supplies during a switching event.
- Both types of consumption are unwanted and should be minimized.



## **Reliability Metrics**

- Reliability is the ability of the circuit to provide correct results during all operations throughout the lifetime of the system.
- The only measure of reliability we have learned so far is the digital noise margin metric:

$$NM_{H} = V_{OH\min} - V_{IH}$$

$$NM_L = V_{IL} - V_{OLmax}$$

 $NM = \min\left(NM_L, NM_H\right)$ 

• We will discuss further reliability aspects later on in the course.



#### **Cost Metrics**



- The final, and often, most important, design metric is cost.
- The only cost feature we have previously considered is area/size of a transistor/gate. But we never actually quantified this in terms of prices.
- This is an important enough issue to deserve an entire section on its own.





# Cost of an Integrated Circuit





#### How much does it cost?

- In the end, it all comes down to cost.
- Cost can come in many ways, but to get a basic understanding of this concept, let us develop a simple cost model for an IC chip.



## **Cost of Integrated Circuits**

#### • NRE

#### (non-recurrent engineering) costs

- design time and effort, mask generation
- one-time cost factor

#### Recurrent costs

- silicon processing, packaging, test
- proportional to volume
- proportional to chip area





Cost per IC

cost per IC = variable cost per IC + (

$$\left(\frac{\text{fixed cost}}{\text{volume}}\right)$$

Variable cost

variable  $cost = \frac{die cost + package cost + test cost}{final test yield}$ 

$$Yield = \frac{\text{No. of good chips}}{\text{Total number of chips}} \times 100\%$$















die cost = f(die area)  $\propto$  die area<sup>4</sup>





## Some Examples (1994)

Chip	Metal layers	Line width	Wafer cost	Def./ cm <sup>2</sup>	Area mm <sup>2</sup>	Dies/ wafer	Yield	Die cost
386DX	2	0.90	\$900	1.0	43	360	71%	\$4
486 DX2	3	0.80	\$1200	1.0	81	181	54%	\$12
Power PC 601	4	0.80	\$1700	1.3	121	115	28%	\$53
HP PA 7100	3	0.80	\$1300	1.0	196	66	27%	\$73
DEC Alpha	3	0.70	\$1500	1.2	234	53	19%	\$149
Super Sparc	3	0.70	\$1700	1.6	256	48	13%	\$272
Pentium	3	0.80	\$1500	1.5	296	40	9%	\$417

From "Estimating IC Manufacturing Costs," by Linley Gwennap, Microprocessor Report, August 2, 1993, p. 15

## Add the packaging and test costs...

Chip	Die cost	Pins	Package Type	Cost	Test & Assembly	Total	Sale Price	Comment
386DX	\$4	132	QFP	\$1	\$4	\$9	\$31	Intense Competition
486 DX2	\$12	168	PGA	\$11	\$12	\$35	\$245	No Competition
Power PC 601	\$53	304	QFP	\$3	\$21	\$77	\$280	
HP PA 7100	\$73	504	PGA	\$35	\$16	\$124		
DEC Alpha	\$149	431	PGA	\$30	\$23	\$202	\$1231	Recoup R&D?
Super Sparc	\$272	293	PGA	\$20	\$34	\$326		
Pentium	\$417	273	PGA	\$19	\$37	\$473	\$965	Early in Shipments



## Some actual numbers

#### • According to Adapteva (2014), the cost of chip development (NRE):

- Hardware development (Engineers): \$300K \$200M
- Software development (Engineers): \$0 \$800M
- IP Licensing: \$0 \$10M
- EDA Tools: \$0 \$10M
- Chip Tapeout (mostly masks): \$100K \$3M
- Test Development: \$5K \$1M
- **TOTAL NRE**: \$1M \$1B

24



## Some actual numbers

#### • According to Adapteva (2014), the cost per chip:

- Die Cost: \$0.1 \$1000
- Package: \$0.1 \$30
- Assembly: \$0.1 \$50
- Testing: \$0 \$10
- IP Royalty: \$0 \$2
- TOTAL Recurring Cost: \$0.3 \$1K

## **Further Reading**

- J. Rabaey, "Digital Integrated Circuits" 2003, Chapter 1.3
- E. Alon, Berkeley *EE-141*, Lecture 2 (Fall 2009) http://bwrc.eecs.berkeley.edu/classes/icdesign/ee141\_f09/
- <u>http://bnrg.eecs.berkeley.edu/~randy/Courses/CS252.S96/Lecture05.pdf</u>
- ADAPTEVA http://www.adapteva.com

