Digital Integrated Circuits (83-313)

Lecture 11: MOSFET Modeling

Semester B, 2016-17

Lecturer: Dr. Adam Teman

Itamar Levi, Robert Giterman

18 June 2017



Emerging Nanoscaled Integrated Circuits and Systems Labs

EnICS

TAs:

Disclaimer: This course was prepared, in its entirety, by Adam Teman. Many materials were copied from sources freely available on the internet. When possible, these sources have been cited; however, some references may have been cited incorrectly or overlooked. If you feel that a picture, graph, or code example has been copied from you and either needs to be cited or removed, please feel free to email <u>adam.teman@biu.ac.il</u> and I will address this as soon as possible.

MOSFET Current Modeling

- In Digital Electronic Circuits, we used the Shockley Model for hand-analysis of circuit operation.
- However, there are many models with varying levels of accuracy to estimate the I-V curves of a MOSFET.
- In this section, we will overview several models that will come in use throughout this course and your future.



Lecture Content





Basic MOS Models





Switch Model

• The most simple MOSFET model is the Switch Model.



The Piece-Wise Linear Model

- As we know, when the channel pinches off, the current saturates.
- This can be depicted with the simple Piece-Wise Linear Switch Model



The Switch

Model

Adding Channel Length Modulation

• Channel Length Modulation modeled as a finite output resistance, causes a saturation current dependence on $V_{\rm DS}$.



The Switch

Model

The Piece-wise Linear Model

Square Law (Shockley) Model

- To get a more accurate model, we already are familiar with the Shockley or Square Law Model.
- Current is just charge times velocity, so at any point, *x*, along the channel: $I_D(x) = -v(x)Q(x)Wdx$
- We found that charge can be approximated as:

$$Q(x) = -C_{ox} \left[V_{GS} - V_{CS}(x) - V_T \right]$$

• And the velocity is the mobility times the electrical field:

$$\nu(x) = -\mu E(x) = \mu_n \frac{dV}{dx}$$





The Piece-wise Linear Model

The Square Law Model

Square Law (Shockley) Model

• So we get:

$$I_D dx = \mu_n C_{ox} W \left(V_{GS} - V - V_T \right) dV$$

Model The Piece-wise Linear Model

The Switch

The Square Law Model

And integrating from source to drain, we get

$$I_{DS} = \int_{0}^{L} I_{D} dx = \int_{0}^{V_{DS}} \mu_{n} C_{ox} W \left(V_{GS} - V - V_{T} \right) dV = \mu_{n} C_{ox} \frac{W}{L} V_{DS} \left(V_{GS} - V_{T} - \frac{1}{2} V_{DS} \right)$$

• At pinch-off ($V_{DS} = V_{GS} - V_T$), the voltage over the channel is constant, so we get: $I_{DSAT} = \mu_n C_{ox} \frac{W}{2L} (V_{GS} - V_T)^2$

• This is where the "Square-Law" name comes from.



Square Law (Shockley) Model

• Replacing V_{DS} with $V_{\text{DSeff}} = \min(V_{\text{GS}} - V_{\text{T}}, V_{\text{DS}})$ we get:



Model The Piece-wise Linear Model

The Switch

The Square Law Model

The Velocity Saturation Model

- However, when looking at a short channel device, we see a linear dependence on $V_{\rm GS}$.
- This can be attributed to Velocity Saturation.





2.5



The Velocity Saturation Model

• This is hard to use, but we can reach an important conclusion.

• We found that:
$$I_{DS} = \frac{\mu_n C_{ox}}{1 + \frac{V_{DS}}{\xi_{crit}L}} \frac{W}{L} \left[\left(V_{GS} - V_T \right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$



Model

The Switch

Model

The Piece-wise Linear Model

• And we know that for a velocity saturated device:

$$I_{DS} = WC_{ox} \left(V_{GS} - V_{DSAT} - V_T \right) v_{sat}$$

$$V_{DSAT} = \frac{\left(V_{GS} - V_T\right)\xi_{crit}L}{\left(V_{GS} - V_T\right) + \xi_{crit}L}$$

$$V_{DSAT}\left(\xi_{crit}L >> V_{GT}\right) = V_{GS} - V_T \Rightarrow pinch off$$

$$V_{DSAT}\left(\xi_{crit}L \ll V_{GT}\right) = \xi_{crit}L \Rightarrow vel sat$$

The Unified Model for Hand Analysis

- A few simple estimations will make the V-Sat model more user-friendly:
 - The mobility is piecewise linear, saturating at $\zeta > \zeta_{crit}/2$
 - V_{DSAT} is piecewise linear, saturating at $V_{\text{DSAT}} = \xi_{\text{crit}} L/2$, when $V_{\text{GT}} > \xi_{\text{crit}} L/2$



The Switch

Model

The Unified



The Switch **The Unified Model for Hand Analysis** Model The Piece-wise Linear Model • This brings us to the Unified Model: The Square Law Model $I_{DS} = \mu_n C_{ox} \frac{W}{L} \left| \left(V_{GS} - V_T \right) V_{DSeff} - \frac{V_{DSeff}^2}{2} \right| \left(1 + \lambda V_{DS} \right)$ The V-Sat Model The Unified $V_{DSeff} = \min(V_{GS} - V_T, V_{DS}, V_{DSAT})$ Model $V_{DSAT} = \frac{\xi_{crit}L}{2} \quad \xi_{crit} = \frac{2v_{sat}}{1}$



Advanced MOS Models





VT* Model

- Sometimes we want to use a really simple model.
- We can assume that if the transistor is on, it's velocity saturated. I_{DS}





The Alpha Power Law Model

• Sakurai found that by changing the exponent of the square law, a better fit can be found with simple calculations.

$$I_{DSAT}(\alpha) = \mu_n C_{ox} \frac{W}{2L} (V_{GS} - V_T)^{\alpha}$$

The V-Sat Model

The Switch

Model

The Piece-wise Linear Model

The Square

Law Model

The Unified Model

> The VT* Model

The Alpha Power Law Model





BSIM

achieve a good fit.

account all known

physical effects, as

well as many fitting

parameters.

This model takes into

model. This model uses hundreds of parameters to =10.0/0.4, T=27°C, VB= 0 V 4.84 3.87 2.90 1.94 Lines: Mode

1.6

Symbols: Data

VD (V)

2.4

3.2

4.0

The main model used by simulators today is the BSIM4

D (mA)

o.

0.0

0.8



The Square Law Model

The V-Sat Model The Unified Model

VGS (V) =

2.00

2.50

3.00 3.50

4.00

Model

The VT*

The Alpha Power Law Model

BSIM



Newer Models

• BSIM Group Webpage:

http://www-device.eecs.berkeley.edu/bsim/

• Compact Model Coalition (CMC) Webpage:

https://www.si2.org/cmc_index.php

• Newer BSIM Models:

- BSIM6 Bulk CMOS
- BSIMSOI Sol model standardized in 2001 (built on BSIM3.3)
- BSIM-CMG multi-gate FETs (FinFet, Nanowire) written in Verilog-A
- BSIM-IMG Independent Multi-Gate for UTBB-Sol
- EKV Model: <u>http://ekv.epfl.ch/</u>
 - Developed in 1995 to provide accuracy even in subthreshold
- PSP: <u>http://psp.ewi.tudelft.nl/</u>
 - Standard for current bulk CMOS



Threshold Voltage Revisited





Energy Band Diagrams

- To understand the threshold voltage and other secondary effects of the MOS device, we often use energy band diagrams.
- The first approach is looking in from the gate:



Energy Band Diagrams

• The second approach is looking from the source to the drain.





Threshold Voltage - Basic Theory

• The basic definition of threshold voltage is the gate voltage ($V_{\rm G}$) required to invert the channel

$$V_{T0} = \Phi_{MS} - 2\Phi_F - \frac{Q_{OX}}{C_{ox}} - \frac{Q_{dep}}{C_{ox}}$$
$$Q_{dep} = \sqrt{2qN_A\varepsilon_{si}} \left|-2\Phi_F\right|$$
$$\Phi_F = -\phi_T \ln \frac{N_A}{n_i} \qquad \phi_T \equiv \frac{kT}{q}$$



Basic Theory

$$Q_{dep} = \sqrt{2qN_A}\varepsilon_{si}\left(\left|-2\Phi_F + V_{SB}\right|\right)$$

$$V_T = V_{T0} + \gamma \left(\sqrt{\left| -2\Phi_F + V_{SB} \right|} - \sqrt{\left| -2\Phi_F \right|} \right)$$

$$V_{T0} \equiv \Phi_{MS} - 2\Phi_F - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{dep0}}{C_{ox}} \quad \gamma = \frac{\sqrt{2q\varepsilon_{si}N_A}}{C_{ox}}$$



Body Effect

- The appearance of a voltage difference between the source and body (V_{SR}) is known as "The Body Effect"
- This can be modeled by the additional charge that needs to be depleted.

$$= \sqrt{2qN_A \varepsilon_{si} \left(\left| -2\Phi_F + V_{SB} \right| \right)}$$

Classic Body Effect

Basic Theory

Modern Body Effect

 A different approach is to look at the capacitive voltage divider between the gate and body (C_{GB})



Modern Body Effect

• This can be shown to redefine $V_{\rm T}$ as:

$$V_{\rm T}(V_{\rm SB}) = V_{\rm T0} + \frac{C_{\rm dep}}{C_{\rm oxe}} V_{\rm SB}$$

Basic Theory

Classic Body Effect

Modern Body Effect

• In modern technologies, C_{dep}/C_{oxe} is a constant, so $V_{\rm T}$ is *linearly dependent* on $V_{\rm SB}$!



Poly Depletion and Channel Depth

The threshold voltage is affected by two additional factors that we have disregarded until now:

Polysilicon Depletion

• Since polysilicon is, itself, a semiconductor, the depletion layer into the poly effectively increases the oxide thickness.

Channel Depth

• Since the channel is not a 2-dimensional line along the surface, the oxide thickness is essentially increased.



Hot Carrier Effects

• Electrons can get so fast that they can tunnel into the gate oxide and increase the threshold voltage.

$$V_{T0} = \Phi_{MS} - 2\Phi_F - \frac{Q_{OX}}{C_{ox}} - \frac{Q_{dep}}{C_{ox}}$$

Classic Body Effect Modern Body

Basic Theory

Hot Carriers

Effect

• This is a reliability issue as it happens over time.





$V_{\rm T}$ Roll Off (Short Channel Effect)

 As channel length is reduced, effective channel length is reduced by depletion regions.





- A trapezoid is created under the gate, dividing the channel into the region (2) to (2) the controlled by the gates and by the drain. Ę
- In essence, $V_{\rm T}$ is reduced.





DIBL (Drain Induced Barrier Lowering)

31

Roll Off / DIBL combined









How to Measure VT

- There are various ways to measure $V_{\rm T}$
- One classic way takes a small $V_{\rm DS}$ and sweeps $V_{\rm GS}$.

$$I_d = k \left[(V_{gs} - V_t) V_{ds} - 0.5 V_{ds}^2 \right] \propto V_{gs} - V_t$$

• So we can find the $V_{\rm GS}$ at which the linear part crosses $I_{\rm ds}=0$.



Basic Theory

Classic Body

How to Measure VT

 One of the more common ways is to find the $V_{\rm GS}$ at which $I_{\rm DS}$ =100 nA x W/L. • For $V_{\text{T,lin}}$, set a low V_{DS} (V_{DS} =50mV) • For $V_{\text{T,sat}}$ set a high V_{DS} ($V_{\text{DS}} = V_{\text{DD}}$) $V_{\rm ds} = 50 \,\rm mV$ $0.1 \times \frac{W}{I} (\mu A)$ $\rightarrow V_{gs}$

Basic Theory

Classic Body

Effect

Modern Body

Effect

Hot Carriers

VT Roll-Off

DIBL

RSCE

Measuring VT

OP and MP in Spectre

Basic Theory Classic Body Effect Modern Body Effect **Hot Carriers** VT Roll-Off DIBL RSCE **Measuring VT**

Further Reading

- J. Rabaey, "Digital Integrated Circuits" 2003, Chapters 2.5, 3.3-3.5
- Weste, Harris "CMOS VLSI Design", Chapter 7
- C. Hu, "Modern Semiconductor Devices for Integrated Circuits", 2010, Chapters 4-7
- Tzividis, et al. "Operation and Modeling of MOS Transistor" Chapters 1-5
- E. Alon, Berkeley EE-141, Lecture 9 (Fall 2009)
- M. Alam, Purdue ECE-606 lectures 32-38 (2009) nanohub.org
- A. B. Bhattacharyya "Compact MOSFET models for VLSI design", 2009,
- T. Sakurai, "Alpha Power-Law MOS Model" JSSC Newsletter Oct 2004
- Managing Process Variation in Intel's 45nm CMOS Technology, Intel Technology Journal, 2008
- Berkeley "BSIM 4.6.4 User's Manual"

http://www-device.eecs.berkeley.edu/~bsim/BSIM4/BSIM464/BSIM464_Manual.pdf

