### Digital Integrated Circuits (83-313)

# Lecture 10: Arithmetic Circuits

Emerging Nanoscaled Integrated Circuits and Systems Labs

Prof. Adam Teman 10 June 2021

The Alexander Kofkin Faculty of Engineering Bar-Ilan University



Disclaimer: This course was prepared, in its entirety, by Adam Teman. Many materials were copied from sources freely available on the internet. When possible, these sources have been cited; however, some references may have been cited incorrectly or overlooked. If you feel that a picture, graph, or code example has been copied from you and either needs to be cited or removed, please feel free to email <u>adam.teman@biu.ac.il</u> and I will address this as soon as possible.

### Lecture Content

DataPaths	The Alexander Kofkin Faculty of Engineering Ear-Itan University	Basic Addition	The Alexander Kofkin Faculty of Engineering Par-Itan University	Faster Adders	The Alexander Kofkin Faculty of Engineering Far-Itan University
Basic Multiplicatio	n The Alexander Kofkin Faculty of Engineering Bar-Itan University	Faster Multipliers	The Alexander Kofkin Faculty of Engineering Bar-Ilan University		

## DataPaths





### Multiple functional units

• A complex processor may have multiple functional units working in parallel:





## **Basic** Addition







### Serial Adder Concept

- At time *i*, read  $a_i$  and  $b_i$ . Produce  $s_i$  and  $c_i+1$
- Internal state stores  $c_i$ . Carry bit  $c_0$  is set as  $c_{in}$



### **Basic Addition Unit – Full Adder**

8



### **Full-Adder Implementation**

• A full-adder is therefore a majority gate and a 3-input XOR:



© Adam Teman, 2021

S

Cout

### **Ripple Carry Adder**



- So, it is clear, the  $C_{out}$  output of the Full Adder is on the critical path.
- Can we exploit this to improve the design?

$$S = A \oplus B \oplus C_{in} =$$
$$= ABC_{in} + (A + B + C_{in})\overline{C}_{out}$$

Source: CMOS VLSI Design

 $S = ABC_{in} + (A + B + C_{in})\overline{C}_{out}$ 

### **Full-Adder Implementation**

#### **24** Transistors





### Sizing the Mirror Adder

#### • Problem: How can we make a high speed bitslice layout?

- If we upsize each stage according to Logical Effort, we will have non-identical bitslices.
- Such upsizing will result in huge gates.
- Why not design the adder to inherently achieve optimal Electrical Effort ( $EF_{opt}=4$ )?
  - Assume everything not on the carry path can be sized like a minimum inverter!



### Sizing the Mirror Adder

#### • Now, let's try to size the first stage to get *EF*=4:

- Remember, logical effort is a function of gate topology and not sizing!
- Therefore, we can temporarily size the first stage as a minimum sized inverter, giving us:  $LE_{Cin} = \frac{4+2}{2} = 2$



### **Sizing the Mirror Adder**

• What is C<sub>L,Cout</sub>?

15

- Obviously, we have the second stage...
- But don't forget the next full adder!
- So  $C_{L,Cout}$  is:  $C_{L,Cout} = 6 + C_{Cin} + 6 + 9 = C_{Cin} + 21$
- And now, we can find  $C_{in}$  using the *EF* constraint we found:  $\frac{C_{L,Cout}}{C_{Cin}}\Big|_{EF=4} = 2 \Rightarrow C_{Cin} = 21$



### **Subtraction**

• To subtract two's complement, just remember that:

 $-x = \overline{x} + 1 \quad \Longrightarrow \quad A - B = A + \overline{B} + 1$ 

- So, to subtract:
  - Invert one of the operands.
  - Add a carry in to the first bit.
- Therefore, to provide an adder/subtractor:
  - Add an XOR gate to the *B*-input
  - Use the sub/add selector to the XOR and carry in.



## Faster Adders





### Carry-Skip (Carry Bypass) Adder



### **Carry-Select Adder**



Let's guess the answer for each value of the carry.



$$t_{\text{select}} = t_{\text{p/g}} + \frac{N}{M} t_{\text{carry}} + M \cdot t_{\text{mux}} + t_{\text{sum}} \implies O\left(\frac{N}{M}\right)$$

### Square Root Carry Select



### Carry Lookahead Adder – Basic Idea

- Problem  $C_{out,k}$  takes approximately k gate delays to ripple.
- Question can we calculate the carry without any ripple?

21



 $G_i = A_i \cdot B_i$ 

## Tree Adders (Logarithmic CLA)

• Can we reduce the complexity of calculating  $P_i$ ,  $G_i$ ?

 $P_{1:0} = P_1 \cdot P_0 \quad G_{1:0} = G_1 + P_1 \cdot G_0$  $\Rightarrow C_{\text{out},1} = G_{1:0} + P_{1:0}C_{\text{in},0}$  $P_{3:2} = P_3 \cdot P_2$   $G_{3:2} = G_3 + P_3 \cdot G_2$  $\Rightarrow C_{\text{out 3}} = G_{3\cdot 2} + P_{3\cdot 2}C_{in 2}$  $P_{3\cdot 0} = P_{3\cdot 2} \cdot P_{1\cdot 0}$   $G_{3\cdot 0} = G_{3\cdot 2} + P_{3\cdot 2} \cdot G_{1\cdot 0}$  $\Rightarrow C_{\text{out.3}} = G_{3:0} + P_{3:0}C_{\text{in.0}}$  $t_{\text{tree}} = t_{\text{p/g}} + \left[\log_2 N\right] t_{\text{AND/OR}} + t_{\text{sum}} \Longrightarrow O(\log_2 N)$ 



 $G_i = A_i \cdot B_i$   $P_i = A_i \oplus B_i$ 

 $S = P \oplus C_{in}$ 

 $C_{\text{out}} = G + P \cdot C_{\text{ir}}$ 

22

### Tree Adders (Logarithmic CLA)

- Many ways to construct these CLA or tree adders, based on:
  - Radix: How many bits combined in each gate
  - Tree Depth: How many stages of logic to the final carry (>=log<sub>radix</sub>N)
  - Fanout: Maximal logic branching in tree



23

### Manchester Carry-Chain Adder



### The Computer Hall of Fame

• The home computer that 80s kids learned how to play games on and program with:

## The Commodore 64

- Introduced in Dec. 1982 for \$595. Continued selling until 1992!
- 8-bit, 1 MHz, 64KB RAM, 16KB ROM
- Ran BASIC as it's interface.
- The highest selling single computer model of all time.
- It has been compared to the Ford Model T for its role in bringing a new technology to middle-class households via creative and affordable mass-production.
- Considered the computer that provided the foundation for the development of open-source software (freeware)

\*\*\*\* COMMODORE 64 BASIC U2 \*\*\*\* 64K RAM SYSTEM 38911 BASIC BYTES FREE EADY.

http://www.gondolin.org.uk

Source:

#### HOW -

TRS-80\* III 16K

(Take another look at the three comput-

By itself, the Commodore 64 is all

the computer you'll ever need. Yet, if

you do want to expand its capabilities

some day, you can do so by adding a

full complement of Commodore pe-

ripherals. Such as disk drives. Moderns.

You can also play terrific games on

ers above.)

And printers.

....

A personal computer is supposed to be a computer for persons. Not just wealthy persons.Or whiz-kid persons. Or privileged persons. But person persons. APPLE\* Ile 64K

Apple, IBM, and Radio Shack seem to some of those that cost a lot more. have forgotten about (including, most likely, you).

But that's okay. Because now you can get a high-powered home computer without taking out a second mortgage on your home.

It's the Commodore 64. We're not talking about a low-priced computer that can barely retain a phone number. We're talking about a memory of 64K.

Which means it can perform tasks most the Commodore 64. Many of which

Apple is a registered trademark of Apple Computer Inc. TRS-80 is a registered trademark of Tandy Corp. IBM is a nigstered trademark of International Business Machines Corp.

Concernences and

TER 

challenging than those you could ever play on a game machine alone. And as great as all

will be far more

this sounds, what's IBM® PC 64K even greater-sounding In other words, all the persons whom other home computers can't, including is the price. It's hundreds of dollars less than that of our nearest competitor.

So while other companies are trying to take advantage of the computer revolution, it seems to us they're really taking advantage of something else: Their customers.

\*Manufacturers' suggested test prozes as of March 20, 1963. Montor included with TRS-80 III only. Commodore Business. Machines: PO Bass 2007, Controbusionen PM 1928. Canada-337/0 Pharmacy Avenue: Aginopurt, Ont., Can. MWV 2K4.



🕻 www.commodore.ca THE COMMODORE 64. UNDER \$600. ou can't buy a better computer at twice the price.



# **Basic Multiplication**





### **Grade School Multiplication**



### Multiplication using serial addition



### **Binary Multiplication**



### Serial Shift and Add

#### Concept:

- Multiplying by '1' is copying the multiplicand
- Multiplying by '0' is a row of zeros
- Select multiplicand or zeros according to multiplier bit
- Add to result
- Shift multiplier and accumulated result

$$t_{serial} = O(N \cdot t_{adder}) = O(N^2) \Big|_{for RCA}$$



### **Array Multiplier**

 Calculate the final product in  $y_0 x_5$  $y_0 x_4$  $y_0 x_2$  $y_0 x_0$ a single combinatorial calculation  $y_0 x_7$  $y_0 x_6$  $y_0 x_3$  $y_0 x_1$ (=potentially one cycle)  $y_1 x_0$  $y_1 x_2$  $y_1x_1$  $y_1 x_7$  $y_1x_6$  $y_1x_5$  $y_1 x_4$  $y_1x_3$  $y_2 x_1$  $y_2 x_0$  $y_2 x_7$  $y_2 x_6$  $y_{2}x_{5}$  $y_2 x_4$  $y_2 x_3$  $y_2 x_2$  $y_{3}x_{7}$  $y_{3}x_{5}$  $y_3 x_4$  $y_3 x_0$  $y_3 x_6$  $y_3x_3$  $y_{3}x_{2}$  $y_3 x_1$  $y_4 x_4$  $y_4 x_2$  $y_4 x_0$  $y_{4}x_{7}$  $y_4 x_6$  $y_{4}x_{5}$  $y_{4}x_{3}$  $y_4 x_1$  $y_5 x_1$  $y_5 x_6$ *y*<sub>5</sub>*x*<sub>5</sub>  $y_5 x_4$  $y_{5}x_{3}$  $y_{5}x_{2}$  $y_5 x_0$  $y_{5}x_{7}$ *y<sub>6</sub>x<sub>6</sub>*  $y_{6}x_{5}$  $y_6 x_4$  $y_6 x_3$  $y_6 x_2$  $y_6 x_1$  $y_6 x_0$ *y*<sub>6</sub>*x*<sub>7</sub>  $y_7 x_2$  $y_7 x_6$  $y_7 x_5$  $y_7 x_7$  $y_7 x_4$  $y_7 x_3$  $y_7 x_1$  $y_7 x_0$ *p*<sub>15</sub>  $p_{13}$  $p_{10}$  $p_{14}$  $p_{12}$  $p_{11}$  $p_9$  $p_8$  $p_7$  $p_6$  $p_5$  $p_4$  $p_3$  $p_2$  $p_1$  $p_{\rm O}$ 

### **Array Multiplier Implementation**





#### Can we do it better?





### **Multiplier Floorplan**



Vector Merging Adder

X and Y signals are broadcast through the complete array

## Faster Multipliers





### **Booth Recoding**

- Multiplying by '0' is redundant.
- Can we reduce the number of partial products?
- Based on the observation that
  - We can turn sequences of 1's 0111 (7) into sequences of 0's. For example: 0111=1000-0001
- So we can introduce a '-1' bit and recode the multiplier:
  - For example, the number 56

1000(8)

(1)

-0001

 $\begin{array}{r} 01000000 \ (64) \\ -00001000 \ (8) \\ \hline 00111000 \ (56) \end{array}$ 

### **Radix-2 Booth Recoding**

- Parse multiplier from left to right
  - For each change from 0 to 1, encode a '1'
  - For each change from 1 to 0, encode a '-1'
  - For bit 0, assume bit i=-1 is a 0
- Example:  $0011 \ 0111 \ 0011 = 0x373$

$$0 \ 1 \ 0 \ -1 \ | \ 1 \ 0 \ 0 \ -1 \ | \ 0 \ 1 \ 0 \ -1$$

0x 373

### Modified (Radix-4) Booth Recoding

#### • Radix-2 Booth Recoding doesn't work for parallel hardware implementations:

- A worst case (010101010101010) doesn't reduce the number of partial products.
- Variable length recoders (according to the length of '1' strings)
  cannot be implemented efficiently.
  Partial Produ

#### Instead, just assume a constant length recoder.

- First apply standard booth recoding.
- Next encode each pair of bits:
  - 1. Within a sequence:

#### 2. Begin of a 1's-sequence:



- 3. End of a 1's-sequence:

• This can be summarized in a truth table:

Partial Product Selection Table					
Multiplier Bits	Recorded Bits				
000	0				
001	+ Multiplicand				
010	+ Multiplicand				
011	+2 × Multiplicand				
100	-2 × multiplicand				
101	- Multiplicand				
110	- Multiplicand				
111	0				

### Modified (Radix-4) Booth Recoding

- For example, let's take our previous example:
  - $0011 \ 0111 \ 0011 = 01 \ 0-1 \ 10 \ 0-1 \ 01 \ 0-1$
  - This comes out: 1 -1 2 -1 1 -1.
- We could have done this by using the table:

Partial Product Selection Table					
Multiplier Bits	Recorded Bits				
000	0				
001	+ Multiplicand				
010	+ Multiplicand				
011	+2 × Multiplicand				
100	-2 × multiplicand				
101	- Multiplicand				
110	- Multiplicand				
111	0				

001101110011

Inputs			Partial Product	Booth Selects		
<i>x</i> <sub>2<i>i</i>+1</sub>	$x_{2i}$	x <sub>2i-1</sub>	$PP_i$	$SINGLE_i$	$\text{DOUBLE}_i$	$NEG_i$
0	0	0	0	0	0	0
0	0	1	Y	1	0	0
0	1	0	Y	1	0	0
0	1	1	2Y	0	1	0
1	0	0	-2Y	0	1	1
1	0	1	-Y	1	0	1
1	1	0	-Y	1	0	1
1	1	1	-0 (= 0)	0	0	1
0. YN 10						



• To implement this we need pretty simple hardware:

### **Tree Multipliers**

 Can we further reduce the multiplier delay by employing logarithmic (tree) structures?



### Wallace-Tree Multiplier



### Wallace-Tree Multiplier



### Wallace-Tree Multiplier



### **Pipelining Multipliers**

• Pipelining can be applied to most multiplier structures:





### **Further Reading**

- Rabaey, et al. "Digital Integrated Circuits" (2<sup>nd</sup> Edition)
- Elad Alon, Berkeley ee141 (online)
- Weste, Harris, "CMOS VLSI Design (4<sup>th</sup> Edition)"