

Digital Integrated Circuits

(83-313)

Lecture 6: Arithmetic Circuits

Semester B, 2016-17

Lecturer: Dr. Adam Teman

ITAs: Itamar Levi,
Robert Gitterman



Emerging Nanoscaled
Integrated Circuits and Systems Labs

7 May 2017



Bar-Ilan University
אוניברסיטת בר-אילן

Disclaimer: This course was prepared, in its entirety, by Adam Teman. Many materials were copied from sources freely available on the internet. When possible, these sources have been cited; however, some references may have been cited incorrectly or overlooked. If you feel that a picture, graph, or code example has been copied from you and either needs to be cited or removed, please feel free to email adam.teman@biu.ac.il and I will address this as soon as possible.

Lecture Content

DataPaths


Adders

Multipliers




DataPaths

Intel Microprocessor

- Itanium has 6 integer execution units like this



Bit-Sliced Design



Fetzer, Orton, ISSCC'02


Design for energy efficiency!



Adders


Serial Adder Concept

- At time i , read a_i and b_i . Produce s_i and c_{i+1}
- Internal state stores c_i . Carry bit c_0 is set as c_{in}



Basic Addition Unit – Full Adder

X	Y	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$S = x \oplus y \oplus C_{in}$$

$$\Rightarrow S = P \oplus C_{in}$$

$$C_{out} = xy + xC_{in} + yC_{in}$$


$$\Rightarrow C_{out} = G + P \cdot C_{in}$$

$$\text{Kill} = \bar{x} \cdot \bar{y}$$

$$\text{Generate} = x \cdot y$$


$$\text{Propagate} = x \oplus y$$

$$\approx x + y$$





Full-Adder Implementation

- A full-adder is therefore a majority gate and a 3-input XOR:



Total: 32 Transistors

Ripple Carry Adder



$$t_{adder} = (N-1)t_{carry} + t_{sum} \quad \longrightarrow \quad t_d = O(N)$$


- So it is clear, the C_{out} output of the Full Adder is on the critical path.
- Can we exploit this to improve the design?

$$S = A \oplus B \oplus C_{in} =$$


$$= ABC_{in} + (A + B + C_{in})\bar{C}_{out}$$

Full-Adder Implementation

28 Transistors





24 Transistors



$$LE_{C_i} = \frac{2 + 4 + 2 + 4 + 6 + 3}{3} = 7$$


...BUT ~64 stages to propagate
i.e. $PE_{opt} = 4^{64}$

Exploiting the Inversion Property



$$\bar{S}(A, B, C_i) = S(\bar{A}, \bar{B}, \bar{C}_i)$$

$$\bar{C}_o(A, B, C_i) = C_o(\bar{A}, \bar{B}, \bar{C}_i)$$



We saved the inverter, so $PE_{\text{opt}} = 4^{32}$

Sizing the Mirror Adder

- **Problem: How can we make a high speed bitslice layout?**

- If we upsize each stage according to Logical Effort, we will have non-identical bitslices.
- Such upsizing will result in huge gates.


$$LE_{Cin} = \frac{4+2}{3} = 2$$

$$EF_{FA,Cin} = \frac{LE_{Cin} \cdot C_{L,Cout}}{C_{Cin}} \Rightarrow \frac{C_{L,Cout}}{C_{Cin}} \Big|_{EF=4} = 2$$


$$C_{L,Cout} = 6 + C_{Cin} + 6 + 9 \Rightarrow C_{Cin} = 21$$

- **Why not design the adder to inherently achieve optimal Electrical Effort ($EF_{opt}=4$)?**


- Assume everything not on the carry path can be sized like a minimum inverter!




Manchester Carry-Chain Adder



Static Circuits




Dynamic Circuit




$$t_p = 0.69 \sum_{i=1}^N C_i \cdot \left(\sum_{j=1}^i R_j \right)$$

$$= 0.69 \frac{N(N+1)}{2} RC$$

where $R_j = R, C_i = C$




Carry-Skip (Carry Bypass) Adder





M Sections of (N/M) Bits Each


$$t_{adder} = t_{setup} + \left(\frac{N}{M} - 1 \right) t_{carry} + (M - 1) t_{bypass} + t_{sum}$$




Idea: If (P_0 and P_1 and P_2 and $P_3 = 1$) then $C_{o3} = C_0$, else "kill" or "generate".



Carry-Select Adder





Let's guess the answer for each value of the carry.



N -bit input with M CSA blocks

$$t_{adder} = t_{setup} + \frac{N}{M} t_{carry} + M \cdot t_{mux} + t_{sum}$$

Square Root Carry Select



$$t_{adder} = t_{setup} + Mt_{carry} + \sqrt{2N}t_{mux} + t_{sum}$$



Carry Lookahead Adder – Basic Idea

- Problem – $C_{O,k}$ takes approximately k gate delays to ripple.
- Question – can we calculate the carry without any ripple?

$$C_{O,k} = f(A_k, B_k, C_{O,k-1}) = G_k + P_k \cdot C_{O,k-1}$$

$$C_{O,k} = G_k + P_k \cdot (G_{k-1} + P_{k-1} \cdot C_{O,k-2})$$

$$C_{O,k} = G_k + P_k \cdot (G_{k-1} + P_{k-1} \cdot (\dots + P_1(G_0 + P_0 C_{i,0})))$$



Logarithmic CLA (Tree Adder)

- Can we reduce the complexity of calculating P_i, G_i ?

$$P_{1:0} = P_1 \cdot P_0 \quad G_{1:0} = G_1 + P_1 \cdot G_0$$

$$\Rightarrow C_{out,1} = G_{1:0} + P_{1:0} C_{in,0}$$



$$P_{3:2} = P_3 \cdot P_2 \quad G_{3:2} = G_3 + P_3 \cdot G_2$$

$$\Rightarrow C_{out,3} = G_{3:2} + P_{3:2} C_{in,2}$$




$$P_{3:0} = P_{3:2} \cdot P_{1:0} \quad G_{3:0} = G_{3:2} + P_{3:2} \cdot G_{1:0}$$

$$\Rightarrow C_{out,3} = G_{3:0} + P_{3:0} C_{in,0}$$




Logarithmic CLA (Tree Adder)

- Many ways to construct these CLA or tree adders, based on:
 - Radix: How many bits combined in each gate
 - Tree Depth: How many stages of logic to the final carry ($\geq \log_{\text{radix}} N$)
 - Fanout: Maximal logic branching in tree



Brent-Kung Tree



16-bit radix-2 Kogge-Stone tree

Subtraction

- To subtract two's complement, just remember that:


$$-x = \bar{x} + 1 \quad \Rightarrow \quad A - B = A + \bar{B} + 1$$

- So to subtract:

- Invert one of the operands.
- Add a carry in to the first bit.

- Therefore, to provide an adder/subtractor:

- Add an XOR gate to the B-input
- Use the sub/add selector to the XOR and carry in.




Multipliers

Grade School Multiplication


Multiplication using serial addition

				1	0	1	0	1	0		Multiplicand
x				1	0	1	1				Multiplier
<hr/>											
				1	0	1	0	1	0		Partial products
			1	0	1	0	1	0			
		0	0	0	0	0	0				
	0	0	0	0	0	0	0				
+	1	0	1	0	1	0					Result
<hr/>											
	1	1	1	0	0	1	1	1	0		

Binary Multiplication




Serial Shift and Add





$$t_{serial} = O(N \cdot t_{adder}) = O(N^2) \Big|_{\text{for RCA}}$$

Array Multiplier





Many Critical Paths




$$t_{mult} \approx t_{AND} + \left[(M - 1) + (N - 2) \right] t_{carry} + (N - 1) t_{sum}$$

Carry-Save Multiplier

$$t_{mult} = t_{AND} + (N-1)t_{carry} + t_{merge}$$



Multiplier Floorplan



Booth Recoding

- Multiplying by '0' is redundant.
- Can we reduce the number of partial products?
- Based on the observation that
 - We can turn sequences of 1's into sequences of 0's. For example: 0111=1000-0001
- So we can introduce a '-1' bit and recode the multiplier:
 - For example, the number 56

$$\sum_{i=0}^{n-1} 2^i = 2^n - 1$$

$$\begin{array}{r} 1000 \text{ (8)} \\ -0001 \text{ (1)} \\ \hline 0111 \text{ (7)} \end{array}$$

$$\begin{array}{r} 01000000 \text{ (64)} \\ -00001000 \text{ (8)} \\ \hline 00111000 \text{ (56)} \end{array}$$

$$\begin{array}{r} 2^7 \quad 2^6 \quad 2^5 \quad 2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0 \\ \hline 0 \quad 0 \quad 1 \quad 1 \quad 1 \quad 0 \quad 0 \quad 0 \\ 0 \quad +1 \quad 0 \quad 0 \quad -1 \quad 0 \quad 0 \quad 0 \\ \hline \end{array}$$

$$2^5 + 2^4 + 2^3 = 32 + 16 + 8 = 56$$

$$2^6 - 2^3 = 64 - 8 = 56$$

Radix-2 Booth Recoding

- **Parse multiplier from left to right**
 - For each change from 0 to 1, encode a '1'
 - For each change from 1 to 0, encode a '-1'
 - For bit 0, assume bit $i=-1$ is a 0
- **Example: 0011 0111 0011 = O_x373**

$$\begin{array}{cccc|cccc|cccc} 0 & 1 & 0 & -1 & 1 & 0 & 0 & -1 & 0 & 1 & 0 & -1 \\ \\ 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & \text{Ox } 484 \\ -0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & \text{---Ox } 111 \\ & & & & & & & & & & & & \text{Ox } 373 \end{array}$$

Modified (Radix-4) Booth Recoding

- **Radix-2 Booth Recoding doesn't work for parallel hardware implementations:**
 - A worst case (010101010101010) doesn't reduce the number of partial products.
 - Variable length recoders (according to the length of '1' strings) cannot be implemented efficiently.
- **Instead, just assume a constant length recoder.**
 - First apply standard booth recoding.
 - Next encode each pair of bits:

1. Within a sequence:

$$\begin{array}{r} 0 \quad 0 \\ \hline 0 \end{array}$$

2. Begin of a 1's-sequence:

$$\begin{array}{r} 0 \quad +1 \\ \hline +1 \end{array} \quad \begin{array}{r} +1 \quad -1 \\ \hline +1 \end{array} \quad \begin{array}{r} +1 \quad 0 \\ \hline +2 \end{array}$$

3. End of a 1's-sequence:

$$\begin{array}{r} 0 \quad -1 \\ \hline -1 \end{array} \quad \begin{array}{r} -1 \quad +1 \\ \hline -1 \end{array} \quad \begin{array}{r} -1 \quad 0 \\ \hline -2 \end{array}$$

Partial Product Selection Table	
Multiplier Bits	Recorded Bits
000	0
001	+ Multiplicand
010	+ Multiplicand
011	+2 × Multiplicand
100	-2 × multiplicand
101	- Multiplicand
110	- Multiplicand
111	0


- **This can be summarized in a truth table:**

Modified (Radix-4) Booth Recoding

- For example, let's take our previous example:
 - 0011 0111 0011 = 01 0-1 10 0-1 01 0-1
 - This comes out: 1 -1 2 -1 1 -1.
- We could have done this by using the table:

Partial Product Selection Table	
Multiplier Bits	Recorded Bits
000	0
001	+ Multiplicand
010	+ Multiplicand
011	+2 × Multiplicand
100	-2 × multiplicand
101	- Multiplicand
110	- Multiplicand
111	0


0 0 1 1 0 1 1 1 0 0 1 1





- To implement this we need pretty simple hardware:

Tree Multipliers


- Can we further reduce the multiplier delay by employing logarithmic (tree) structures?



Wallace-Tree Multiplier



Wallace-Tree Multiplier



Wallace-Tree Multiplier

Partial products

6 5 4 3 2 1 0
○ ○ ○ ○ ○ ○ ○

○ ○ ○ ○
○ ○ ○ ○
○ ○ ○ ○

(a)

Second stage

6 5 4 3 2 1 0
○ ○ ○ ○ ○ ○ ○

FA

HA

(c)

First stage

6 5 4 3 2 1 0 Bit position
○ ○ ○ ○ ○ ○ ○

○ ○ ○ ○
○ ○ ○ ○
○ ○ ○ ○

(b)

Final adder

6 5 4 3 2 1 0
○ ○ ○ ○ ○ ○ ○


(d)

Partial products

First stage



Second stage

Final adder



Pipelining Multipliers

- Pipelining can be applied to most multiplier structures:



Further Reading

- Rabaey, et al. “Digital Integrated Circuits” (2nd Edition)
- Elad Alon, Berkeley ee141 (online)
- Weste, Harris, “CMOS VLSI Design (4th Edition)”