

Digital Microelectronic Circuits (361-1-3021)

Presented by: Adam Teman

Lecture 12: Sequential Logic Circuits and Memories



Last Lecture

Dynamic Logic

- » Features and Problems
- » Domino Logic



An introduction to sequential circuits and semiconductor memory, focusing on the circuit level implementation of basic gates and cells.

□ A much more in-depth study of these circuits will be given in Introduction to VLSI.



What will we learn today?





Sequential logic

Sequential Logic









Sequential logic



11.1 The Latch

11.2 The Flip Flop

11.3 Read Only Memory

11.4 SRAM

11.5 **DRAM**

The basic sequential timing element is the





Latch

 Latch: level-sensitive clock is low - hold mode clock is high - transparent



Basic Static Latch



Feedback Mux Latch



Sequential logic

Simple Dynamic Latch





C²MOS





Sequential logic

TSPC





Sequential logic



11.1 The Latch

11.2 The Flip Flop

11.3 Read Only Memory

11.4 SRAM

11.5 **DRAM**

The most important timing element in synchronous systems is the





 Register: edge-triggered stores data when clock rises



Master-Slave (Edge-Triggered) Register



Two opposite latches trigger on edge Also called master-slave latch pair



Master-Slave Register

Multiplexer-based latch pair



Clock load – 8 transistors



C2MOS Register



Sequential logic





Sequential logic



11.1 The Latch

11.2 The Flip Flop

11.3 Read Only Memory

11.4 SRAM

11.5 **DRAM**

Now we are ready to look at the basic memory array:

READ ONLY MEMORY



Memory Architecture





Read-Only Memory Cells

1 WL









MOS NOR ROM



Precharged MOS NOR ROM



Sequential logic

MOS NAND ROM



All word lines high by default with exception of selected row





11.2 The Flip Flop

11.3 Read Only Memory

11.4 SRAM

11.5 **DRAM**

Most embedded memories are implemented with

STATIC RANDOM ACCESS MEMORY



Random Access Memories

□ STATIC (SRAM)

Data stored as long as supply is applied Larger (6 transistors/cell) Fast Differential (usually)

DYNAMIC (DRAM)

Periodic refresh required Smaller (1-3 transistors/cell) Slower Single Ended



Basic Static Memory Element



- If D is high, D_b will be driven low
 - Which makes D stay high
- Positive feedback



Positive Feedback: Bi-Stability





Sequential logic





Complementary data values are written (read) from two sides



6-transistor CMOS SRAM Cell





SRAM Operation - Read



Sequential logic

SRAM Operation - Write



Sequential logic



11.1 The Latch

11.2 The Flip Flop

11.3 Read Only Memory

11.4 SRAM

11.5 **DRAM**

How about reducing the number of transistors to achieve high density...

DYNAMIC RANDOM ACCESS MEMORY

3-Transistor DRAM Cell





1-Transistor DRAM Cell





1-Transistor DRAM Cell



Sequential logic