

# Digital Microelectronic Circuits (361-1-3021)

Presented by: Adam Teman

Lecture 10:

Dynamic Logic



#### **Motivation**

- □ Last lecture, we learned about *Pass Transistor Logic*.
- Using this technique (i.e. passing a signal through a diffusion input in addition to the gate input), we were able to reduce the number of transistors needed to implement several logic gates.
- However, pass transistors presented several disadvantages, such as  $V_T$  drop, static power dissipation, loss of regenerative property, and in certain situations, slow transitions.
- □ In this lecture, we will discuss another concept dynamic logic and its implementation into an efficient and very fast logic family.

### What will we learn today?

10.1 Dynamic CMOS

10.2 Charge Loss

10.3 Charge Sharing

10.4 Cascading Dynamic Gates

10.5 Logical Effort of Domino

# 10.1

10.1 Dynamic CMOS

10.2 Charge Loss

10.3 Charge Sharing

10.4 Domino Logic

10.5 LE of Domino



So now we'd like to reduce some gates and speed up our calculations. It's time for

#### DYNAMIC LOGIC


#### Introduction

- So far, we've seen that:
  - » Standard CMOS require 2N transistors for N inputs.
  - »  $Pseudo\ nMOS$  requires only N+1 transistors, but has  $high\ static\ power$  consumption.
  - » PTL is only efficient for certain functions
- □ An alternative logic style called *Dynamic Logic* provides:
  - » N+2 Transistors for N Inputs
  - » Low Static Power Consumption
  - » High Operation Speed
- □ Dynamic Logic provides a very different approach to gate implementation, defining it as a completely different style than the previously discussed Static families.

# **Dynamic Logic Concept**


- Dynamic Circuits operate in two phases:
  - » Precharge: set an initial output state
  - » *Evaluation*: change the precharged output to the *legal state*.
- This is done with a basic architecture that includes:
  - » A standard *PDN* network
  - » Complementary *precharge switches*
- □ This is an "*n-type*" network.

  The same can be accomplished using a "*p-type*" *Pull-Up* network.




# Dynamic Logic Concept - Precharge

- □ Precharge occurs when the clock is low, blocking the discharge path and enabling the pull up path.
- ☐ The *output capacitance* is charged to '1' through the *top pMOS* (the *Precharge Transistor*).
- □ The *bottom nMOS* eliminates *static current* and *ratioed behavior*.




# Dynamic Logic Concept - Evaluation


- □ *Evaluation* occurs when the *clock is high*.
- □ The *Precharge Transistor* is turned *off*, blocking any additional charge from *flowing to the output capacitance*.
- □ The bottom nMOS (the Evaluation Transistor) is turned on, enabling a conditional path to ground.
- □ The *output is discharged*, depending on the *input values* and the *combinational function* of the *PDN*, similar to *static logic* families.



### Example – Dynamic Inverter

- When the clock is low, the capacitance is charged.
- When the clock goes high, the output is discharged if the input is high.
- □ If the input is low, the output stays high.





# **Dynamic Logic Properties**



PDN

- □ The operation of *Dynamic Logic* brings about a number of important properties:
  - » N+2 Transistors are required for gate implementation.
  - » The logic is *Non-Ratioed* (i.e. *sizing* doesn't affect *functionality*).
  - » Static Power Consumption is low, but Dynamic Power Consumption is significantly higher than Standard CMOS.
  - » The Switching Speeds are higher than Standard CMOS due to Reduced Load Capacitance, Zero Short-Circuit Current and ability to Optimize Only One Swing  $(t_{pHL})$ .




### **Dynamic Logic VTC**



#### □ An Interesting (Bizarre) VTC


- » Remember assume DC…
- » Until  $V_{Tn}$ , the output is  $V_{OH}$ .
- » Once we pass  $V_{Tn}$ , there is no partially open pMOS combating the PDN, so in a DC perspective, output will fully discharge.
- » The VTC drops STRAIGHT down to  $V_{OL}$
- » (If not DC, but bounded with time, the VTC will be more gradual...)
- $\square$   $NM_L = V_{Tn}$ . This is very low!





 $V_{DD}$ 

# Logical Effort of Dynamic Logic



$$t_{pHL}$$

$$R_{eq} = 2 \frac{R_n}{2} = R_{inv}$$

$$C_{out}$$
  $C_g(A) = 2C_{g \min}$ 

$$C_d = 3C_{d \min}$$

$$t_{pLH}$$
:  $p = 0$ ,  $LE = 0$ 

$$p = \frac{R_{gate}}{R_{inv}} \cdot \frac{C_{d,gate}}{C_{d,min}} = \frac{3}{3} = 1$$


$$LE = \frac{R_{gate}}{R_{inv}} \cdot \frac{C_{g,gate}}{C_{g,min}} = \frac{2}{3}$$

$$p_{NAND} = \frac{4}{3}, LE_{NAND} = 1$$



# Dynamic Logic Problems

- □ The basic consideration of using *Dynamic* vs. *Static Logic* is *Speed* vs. *Power*.
- □ However, *High Output Degradation* can occur in *Dynamic Logic* in the following cases:
  - » Input Glitches  $\checkmark$
  - » Leakage Currents V
  - » Charge Sharing √
  - » Cascading dynamic gates <a>
    </a>



# 10.2


10.1 Dynamic CMOS

10.2 Charge Loss

10.3 Charge Sharing

10.4 Domino Logic

10.5 LE of Domino



The Big Problem with Dynamic gates is their

CHARGE LOSS




# Problem #1: Charge Loss

- □ Dynamic Logic only pulls up the output during the Precharge Phase.
- □ Therefore, any current that is *discharged* can only be *replenished* at the *next clock phase*. □
- □ If a *low input* (that *cuts off the PDN*, leaving a high output) "glitches" from '0' to '1', a path to ground temporarily opens, discharging some of the output.
- □ In addition, *Static Leakage Current* through the *large nMOS* transistors *degrades the output level*.




# Input Glitch Example




#### Solution: Bleed Devices

- □ To fight the *Charge Loss* in an output node, a *Bleed Device* can be added:
- □ A small *Pseudo-nMOS* style *pMOS* is the basic implementation
  - » This causes  $V_{OLmin} > 0$ .
  - » Static Current Dissipation.



# Example – Bleed Device

- We have to carefully size the bleed device to trade off level compensation and static current.
- □ To find the static current, assume the gate is in *evaluation* with A='1'.




### Example – Bleed Device

- We now find the minimum output level.
- □ We can replace the two nMOS transistors with a single nMOS with  $L_{eq}=L_1+L_2$  (assuming they were sized with an equivalent W)

 $I_{Neq}(lin) = I_{PB}(vel.sat)$   $k_{Neq} \left[ (V_{DD} - V_{Tn}) V_{out} + 0.5 V_{out}^{2} \right] = k_{PB} \left[ (V_{DD} - V_{Tp}) V_{Dsat,p} + 0.5 V_{Dsat,p}^{2} \right]$   $V_{Out} = V_{Out}$   $V_{Out} = V_{Out}$ 

#### Feedback Bleed Device

- A better way to attach a bleed device is using feedback.
- $\Box$  In this way the bleed device is cut off when  $V_{out}='0'$
- We get:
  - » Rail to Rail Swing
  - » No Static Current
  - » No glitching problem
- □ But:
  - » We still have to make sure the pull down network is strong enough to flip the inverter.
  - » We need an extra 3 transistors\*



In a few minutes, we'll see that this is almost "free"



# 10.3

10.1 Dynamic CMOS

10.2 Charge Loss

10.3 Charge Sharing

10.4 Domino Logic

10.5 LE of Domino




A secondary problem of Dynamic Gates is

#### **CHARGE SHARING**




# **Problem #2: Charge Sharing**

- □ *Charge Sharing* occurs when the *PDN* is *closed*, but one or more *stacked transistors* next to the output are *open*.
  - » The charge is shared between the *output* capacitance and the diffusion capacitance of the conducting transistor.




 One way to fix this is to *Precharge* these capacitances.






# **Charge Sharing Example**



# Charge Sharing Example

- □ How much charge is lost?
- We have to use Charge Conservation Equation:

$$Q_{initial} = Q_{final}$$



$$Q_{\mathit{initial}} = C_{\mathit{out}} \cdot V_{\mathit{DD}} \qquad Q_{\mathit{final}} = C_{\mathit{out}} \cdot V_{\mathit{final}} + C_2 \cdot V_{\mathit{final}}$$

 $\Box$  Just don't forget to check if  $V_{final} > V_{DD} - V_{T}$ .



# 10.4

10.1 Dynamic CMOS

10.2 Charge Loss

10.3 Charge Sharing

10.4 Domino Logic

10.5 LE of Domino



But the most interesting problem and solution comes with the need to hook up dynamic gates in a logic network, which brings us:

#### DOMINO LOGIC


# Problem #3: Cascading Dynamic Gates


□ The biggest drawback of *Dynamic Logic* is that Described in the Control of th

Dynamic Gates cannot be Cascaded:


» During Precharge, the output of the  $Driving\ Gate$  is charged to  $V_{DD}$ ,  $turning\ on\ the\ PDN$  of the  $Cascaded\ Gate$ .

- » During the *Evaluation*, it takes time to discharge the output of the *Driving Gate* (considering it should be *Low*).
- » During this time, the PDN of the Cascaded Gate is incorrectly conducting, discharging its output.






# Cascading Gates Example



# **Solution: Domino Logic**


- One solution to the cascading problem is using "Domino Logic".
- □ Each *Dynamic Gate* is connected to an *Inverter*, causing the *input of the next gate* to be *Low after Precharge*.
- This solves the cascading problem and buffering gates provides several other advantages.
- One major disadvantage occurs, though.



Can you guess what it is? (Hint: Universality)




# Domino Logic Example




### Solving the Rest of Our Problems...

■ Now we can freely add our feedback bleed transistor...



#### Can we reduce the transistor count?


Since the output of domino is always low during precharge, we don't actually need the evaluation transistor!




□ However, we better be careful, because the *precharge* must now *propagate*, creating a constraint on the precharge time!

# What about universality?






#### **Dual Rail Domino**




# np-CMOS (NORA)



Only  $0 \rightarrow 1$  transitions allowed at inputs of PDN Only  $1 \rightarrow 0$  transitions allowed at inputs of PUN

# np-CMOS



# **10.5**


10.1 Dynamic CMOS

10.2 Charge Loss

10.3 Charge Sharing

10.4 Domino Logic


10.5 LE of Domino



Finally, let's see how domino gates behave in a logic network:

#### LOGICAL EFFORT OF DOMINO LOGIC

# Domino Logic Logical Effort



# Domino Logic Logical Effort

- We can improve this by using a "skewed inverter"
- □ For a standard Domino NAND, we got:

$$p_{NAND} = \frac{4}{3} LE_{NAND} = 1 \Pi LE_{NAND} = 1 \Sigma p_{NAND} = \frac{7}{3}$$

■ But if we enlarge the pMOS of the inverter, we get:

$$\frac{t_{pLH}}{p_{INV^*}} : \frac{t_{pLH}}{p_{INV^*}} = LE_{INV^*} = \frac{1}{2} \cdot \frac{5}{3} = \frac{5}{6}$$

$$\Pi LE_{NAND^*} = 1 \cdot \frac{5}{6} = \frac{5}{6} \sum p_{NAND} = \frac{4}{3} + \frac{5}{6} = \frac{13}{6}$$

☐ The "Average" LE (~stage effort) is:

$$\sqrt{\Pi L E_{NAND^*}} = \sqrt{\frac{5}{6}} = 0.91$$

